POLISHING STOP LAYER(S) FOR PROCESSING ARRAYS OF SEMICONDUCTOR ELEMENTS

FIELD

This disclosure relates generally to the field of semiconductor manufacturing, and, more particularly, to the formation and/or exposure of semiconductor elements on wafers using chemical-mechanical polishing.

BACKGROUND

The methods described in the embodiments may be used for the formation, isolation, and exposure of semiconductor elements on microchip wafers. In particular, the methods may be used for the isolation and exposure of magnetic tunnel junction (MTJ) pillar arrays.

An MTJ is a semiconductor device that may be comprised of two ferromagnets separated by an insulator. In the context of a magnetoresistive random access memory (MRAM) device, an MTJ may comprise a free magnetic layer and a reference magnetic layer, each of which are separated by the insulator. Additional layers are used to create a memory cell such an MRAM device. An MTJ for an MRAM device may also include a hard-mask above the magnetic layers.

MRAM is able to store information because the resistance of the MTJ pillar changes based the direction of the magnetization of the free layer. When the device writes information, the direction of magnetization can be switched to change the resistance of the MTJ pillar. The resulting resistance of the MTJ pillar is interpreted as a digital “1” or “0”.

An example of a process for isolating, and then subsequently exposing MTJ pillars includes depositing a thick insulating layer to create bumps on the pillars and in valleys in the adjacent areas and then applying chemical mechanical polishing (“CMP”) and/or reactive-ion-etching (“RIE”) to remove the insulating layer until the top of the pillars are exposed.

However, this process has several drawbacks. As the CMP process progresses through the insulating layer, which can be very thick (hundreds of nanometers), determining when to stop the CMP process is very difficult. If the CMP process progresses too far, it can damage the pillars. In addition, the lack of CMP uniformity across the wafers can be significant, which negatively impacts the pillar height and size control.

FIG. 1 A shows an example of a wafer array 100 containing MTJ pillars at locations 102, 104, and 106. If CMP is applied across the wafer, there will be significant deviation across the wafer in the height of the pillars. FIG. 1B, shows an example of a test wafer with the cross-section heights of MTJ pillars located at 102, 104 and 106. Specifically, in one test wafer, the height of the center pillar at 102 was 51 nanometers, the middle pillar at 104 was 39 nanometers, while the edge pillar at 106 was only 17 nanometers. The non-uniform polishing creates resistance uniformity issues between pillars and can cause damage to the pillars if the CMP removal is extreme. Such pillar damage includes micro-delamination, microcracks, and the creation of shunts.

These drawbacks cause wide-ranging problems with the MRAM incorporating the MTJ pillars. Damage and non-uniformity result in problematic tunnel magnetorestistance (“TMR”) values, poor property control, and shunts. The inability to precisely stop the CMP process at the appropriate time prevents the use of the short pillars required for higher density arrays for MRAM. Alternative etching processes do not provide better control or across wafer uniformity.

Thus, there is a need in the art for a manufacturing process that is capable of insulating and subsequently exposing semiconductor elements that is consistent across a wafer, provides consistently high TMR values for large readout signals, allows for higher area density, has little risk of damaging or creating problems in the pillars, and can be performed easily at low cost.

SUMMARY

A method manufacturing a semiconductor device described. In an embodiment, the method comprises fabricating a plurality of MTJ pillars on a wafer, each of the plurality of MTJ pillars having a top surface and a side surface, the top surface extending at an MTJ pillar height from the wafer. The embodiment also comprises depositing a first layer on the semiconductor wafer, where the first layer is comprised of a high chemical-mechanical polish (CMP) rate material. This results in the first layer covering the top surface and side surface of each of the plurality of MTJ pillars. The first layer forms a first layer bump portion over the top surface of each of the plurality of MTJ pillars, a first layer side surface portion over the side surface of each of the plurality of MTJ pillars, and a plurality of first layer valley portions in between the plurality of MTJ pillars. The embodiment also comprises depositing a second layer over the first layer, the second layer being comprised of a low CMP rate material. This results in a second layer bump portion covering the first layer bump portion, a second layer side portion covering the first layer side portion, and a plurality of second layer valley portions covering the plurality of first layer valley portions, thereby forming a plurality of MTJ pillar bumps. Each of the plurality of MTJ pillar bumps correspond to the top surface of each of the plurality of MTJ pillars. The second layer having a thickness selected such that a top surface of the plurality of second layer valley portions are at a CMP stop height. The embodiment further comprises chemical-mechanical polishing the plurality of MTJ pillar bumps with a chemical-mechanical polisher. The embodiment further comprises detecting that the chemical-mechanical polisher has reached the top surface of second layer valley portion, and stopping the chemical-mechanical polishing step when the polisher has reached the top surface of the plurality of second layer valley portions such that the side surface of each of the plurality of MTJ pillars remains covered by the first layer and the second layer.

In an embodiment, during the depositing of the second layer step, the second layer is deposited such that the top surface of the plurality of second layer valley portions are above the MTJ pillar height. In an embodiment, after stopping the chemical-mechanical polishing step, the method further comprises etching using an IBE process to remove any remaining portion of the plurality of MTJ pillar bumps over the top surface of the MTJ.

In an embodiment, during the depositing of the second layer step, the second layer is deposited such that the top surface of the second layer valley portion is at the MTJ pillar height, thereby allowing exposure of top surfaces of the plurality of MTJ pillars.

In an embodiment, each of the plurality of MTJ pillars includes a reference layer and a free layer separated by a tunneling layer, and a hard mask over the free layer. During the depositing of the second layer step, the second layer is deposited such that the top surface of second layer valley portion is above a bottom surface of the hard-mask layer of the MTJ pillar.

In an embodiment, a third layer is deposited over the second layer. The third layer is comprised of high CMP rate material, such that a third layer bump portion covers each second layer bump portion, a third layer side portion covers each second layer side portion, and a plurality of third layer valley portions cover the plurality of second layer valley portions. In this embodiment, this forms the plurality of MTJ pillar bumps with additional height imparted by the third layer bump portion. Each of the plurality of MTJ pillar bumps correspond to the top surface of each of the plurality of MTJ pillars. Each of the plurality of MTJ pillar bumps comprising a third layer bump portion, a second layer bump portion and a first layer bump portion.

In an embodiment, the first layer is an insulator material. In another embodiment, the insulator material is SiOx.

In an embodiment, the second layer is an insulator material. In another embodiment, the insulator material is SiNx.

In an embodiment, during the depositing of the second layer step, the second layer is deposited such that the top surface of the plurality of second layer valley portions is above the MTJ pillar height.

In an embodiment, after stopping the chemical-mechanical polishing step, the method further comprises etching using an IBE process to remove any remaining portion of the plurality of MTJ pillar bumps over the top surface of the MTJ.

In an embodiment, the method further comprises depositing an electrode layer prior to the fabricating a plurality of magnetic tunnel junction (MTJ) pillars on a wafer step.

In another embodiment, a semiconductor device is disclosed, which comprises a semiconductor wafer. The device also comprises a plurality of MTJ pillars thereon, where each MTJ pillar comprises a plurality of layers and a hard-mask layer. The hard-mask layer has a bottom surface at a hard-mask bottom height. Each MTJ pillar has a top surface and a side surface. The top surface extends at an MTJ pillar height from the wafer. The top surface of each MTJ pillar is exposed for electrical connection. The device further comprises a semiconductor wafer with the plurality of MTJ pillars thereon having a plurality of valley portions between the plurality of MTJ pillars. The device further can have a first layer. The first layer is comprised of a high chemical-mechanical polish (CMP) rate material. The first layer comprising a side portion over the side surface of each of the plurality of MTJ pillars and a plurality of valley portions over the plurality of valley portions of the semiconductor wafer. The device can also comprise a second layer, where the second layer comprises a low chemical-mechanical polish (CMP) rate material. The second layer comprises a side portion over each side portion of the first layer and plurality of valley portions over the plurality of valley portions of the first layer. Each valley portion of the second layer has a top surface. The second layer has a thickness such that the top surface of a valley portion of the second layer has a height above the hard-mask bottom height.

In an embodiment, the second layer of the device has a thickness such that the top surface of a valley portion of the second layer has a height equal to the MTJ pillar height, thereby exposing top surfaces of the plurality of MTJ pillars.

In another embodiment, the second layer of the device has a thickness such that the top surface of a valley portion of the second layer has a height above the MTJ pillar height.

In an embodiment, the first layer of the device is an insulator material. In an embodiment, the insulator material is SiOx.

In embodiment, the second layer is an insulator material. In embodiment, the insulator material is SiNx.

In an embodiment, the device comprises a third layer. The third layer is comprised of a high CMP rate material, and comprises a side portion over each side portion of the second layer and plurality of valley portions over the plurality of valley portions of the second layer.

In another embodiment, a method for manufacturing a semiconductor device is disclosed. The method comprises fabricating plurality of MTJ pillars on a surface. The surface is on a semiconductor wafer. Each of the plurality of MTJ pillars has a top surface and a side surface, where the top surface extends at an MTJ pillar height from the surface. This embodiment of the method further comprises depositing a first layer. The first layer comprises a high chemical-mechanical polish (CMP) rate material, and covers the top surface of each of the plurality of MTJ pillars, the side surface of each of the plurality of MTJ pillars, and the surface. This embodiment of the method further comprises depositing a low chemical-mechanical polish (CMP) rate layer over the first layer, thereby forming a plurality of MTJ pillar bumps. Each of the plurality of MTJ pillar bumps corresponds to the top surface of each of the plurality of MTJ pillars. The low CMP rate layer further forms a low CMP rate layer valley surface between the plurality of MTJ pillar bumps. Each of the plurality of MTJ pillar bumps comprises portions of the first high CMP rate layer and the low CMP rate layer extending over the top surface of each of the plurality of MTJ pillars. The low CMP rate layer has a thickness selected such that the low CMP rate layer valley surface is at the MTJ pillar height. This embodiment of the method further comprises chemical-mechanical polishing of the semiconductor with a polishing pad to remove the plurality of MTJ pillar bumps. This embodiment of the method further comprises detecting that the polishing pad has reached the low CMP rate layer valley surface. This embodiment further comprises stopping the chemical-mechanical polishing step such that the top surface of each of the MTJ pillars is exposed while the side surface of each of the plurality of MTJ pillars remains covered by high CMP rate layer and the low CMP rate layer.

In an embodiment, the first layer is an insulator material. In another embodiment, the insulator material is SiOx.

In an embodiment, the low CMP rate layer is an insulator material. In another embodiment, the insulator material is SiNx.

These and other objects, features, aspects, and advantages of the embodiments will become better understood with reference to the following description and accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are included as part of the present specification, illustrate the presently preferred embodiments and, together with the general description given above and the detailed description given below, serve to explain and teach the principles of the MTJ devices described herein.

FIG. 1A shows a view from the top of an MRAM wafer.

FIG. 1B shows cross section heights of three pillars from the MRAM wafer of FIG. 1A at the center, middle, and edge of the wafer that were produced without the methods of an embodiment of this patent.

FIG. 2A shows a cross section of an MTJ pillar with a first isolating layer and the top, side and valley regions of the first isolating layer.

FIG. 2B shows a cross section of an MTJ pillar under a first and a second isolating layer.

FIG. 2C shows a cross section of an embodiment with three isolating layers and a low rate CMP stop-layer.

FIG. 3A shows a cross section of an embodiment with an MTJ pillar under several layers of insulators including a low CMP polish rate stop-layer and an addition of a final high CMP polish rate insulator.

FIG. 3B shows a cross section of an embodiment with an MTJ pillar under several layers of insulators including a low CMP polish rate stop-layer and an addition of a final high CMP polish rate insulator and the CMP stop height.

FIG. 4A shows a cross section of an embodiment with an MTJ pillar under three isolating layers a fourth low rate CMP stop-layer, and a fifth high rate CMP layer at a time prior to when CMP polishing has been performed.

FIG. 4B shows a cross section of the same MTJ pillar of FIG. 4A, but after the CMP polishing has been stopped.

FIG. 4C shows the cross section of the same MTJ pillar of FIG. 4B, but after ion beam etching has been used to expose the top of the MTJ pillar.

FIG. 5 shows the steps of an embodiment to deposit stop layers and other insulating layers.

FIG. 6 is a representation of MTJ pillars taken from the center and edge of a wafer after processing with an embodiment.

FIG. 7 depicts the improved TMR and Rlow properties of batches processed with an embodiment as compared to those processed without a CMP stop layer.

FIG. 8A depicts the individual chips of FIG. 7.

FIG. 8B shows the good TMR and RH loops that resulted when a chip was processed using an embodiment of this patent.

FIG. 8C shows the tight and well-separated Rlow and Rhigh values that resulted when a chip was processed using an embodiment of this patent.

The figures are not necessarily drawn to scale and the elements of similar structures or functions are generally represented by like reference numerals for illustrative purposes throughout the figures. The figures are only intended to facilitate the description of the various embodiments described herein; the figures do not describe every aspect of the teachings disclosed herein and do not limit the scope of the claims.

DETAILED DESCRIPTION

A method for manufacturing semiconductor devices that can be used when fabricating MRAM devices utilizing MTJs is disclosed herein. Each of the features and teachings disclosed herein can be utilized separately or in conjunction with other features and teachings. Representative examples utilizing many of these additional features and teachings, both separately and in combination, are described in further detail with reference to the attached drawings. This detailed description is merely intended to teach a person of skill in the art further details for practicing preferred aspects of the present teachings and is not intended to limit the scope of the claims. Therefore, combinations of features disclosed in the following detailed description may not be necessary to practice the teachings in the broadest sense, and are instead taught merely to describe particularly representative examples of the present teachings.

In the following description, for purposes of explanation only, specific nomenclature is set forth to provide a thorough understanding of the MTJ memory device and the method for manufacturing the same as described herein. The various features of the representative examples and the dependent claims may be combined in ways that are not specifically and explicitly enumerated in order to provide additional useful embodiments of the present teachings. It is also expressly noted that all value ranges or indications of groups of entities disclose every possible intermediate value or intermediate entity for the purpose of original disclosure, as well as for the purpose of restricting the claimed subject matter. It is also expressly noted that the dimensions and the shapes of the components shown in the figures are designed to help to understand how the present teachings are practiced, but not intended to limit the dimensions and the shapes shown in the examples.

Embodiments of this patent include all applications in electronics manufacturing for slowing the chemical mechanical polish process using a stop layer. The detailed description, however, focuses on an embodiment applying this processing scheme to make improved MRAM arrays of MTJs for nonvolatile storage applications. This detailed description is provided to explain the process and is not intended to limit the scope of the claims.

The embodiments use materials with both high and low chemical mechanical polishing (CMP) etch rates where the height of the low CMP etch rate material (LR-CMP material) in the valley adjacent to the MTJ pillar defines the CMP stop-height.

The embodiments also include CMP with an ion beam etching (IBE) step to expose the top of the MTJ pillar. CMP removes the material more quickly and if not done properly may create mechanical stress on the pillars, whereas IBE can be used in the final stages to remove the remaining material more gently to expose the top of the pillars. Using the IBE process following the precisely controlled CMP step eliminates any mechanical stress associated with the CMP process that can affect the interfaces or even induce micro-delamination of the MTJ layers once CMP pads make contact to MTJ stack. The IBE process may also be used with its own stop layer that once exposed provides a clear signal to cease the IBE process.

In one embodiment, both a high CMP polish rate material (HR-CMP material) and a low CMP polish rate material (LR-CMP material) are deposited on an MTJ. The high CMP polish rate material may be SiOx (e.g., silicon dioxide) and the low CMP polish rate material may be SiNx (silicon nitride). Note that there does not have to be a particular polish rate associated with either a HR-CMP material or LR-CMP material. Rather, it is the relative polish rate of the LR-CMP (e.g., two nanometers per minute) material compared to the HR-CMP (e.g., seventy nanometers per minute) material that define a LR-CMP material and HR-CMP material. While the disclosure below focuses on the CMP process, it should be understood that CMP process can be followed by reactive ion etching (RIE) and IBE.

The height of the LR-CMP material in the valley adjacent to the bump over the MTJ pillar is adjustable and allows a manufacturer to determine the point at which CMP may be terminated. When the CMP process moves from the HR-CMP material to the LR-CMP material, the speed of the removal slows significantly and hence this feedback allows the CMP end point can be determined accurately.

The height of the LR-CMP material may be very precisely determined because deposition techniques including physical vapor deposition (PVD), sputtering, and plasma-enhanced chemical vapor deposition (PECVD) allow very exact control of the thickness of the layers. Thus, the CMP process can be stopped at a precisely predetermined height.

In an embodiment of the methods described herein, the MTJ pillars are fabricated on a wafer and isolated, as will be discussed initially with reference to FIGS. 2A-2C. An MTJ can include a reference layer and a free layer, separated by a tunneling layer (an insulator), not shown in FIG. 2A. Other layers may be present as well (e.g., a polarizing layer, various capping layers, etc.). The fabrication and isolation of this embodiment is shown in a cross section of a single MTJ pillar in FIG. 2A. In FIG. 2A, an MTJ pillar 200 is fabricated on an electrode, 204, which sits on a wafer 202. Electrode 204 will be deposited over most or all of wafer 202. Note, however, that FIG. 2A only shows a single MTJ pillar 200 on a portion of electrode 204, but it should be understood that electrode 204 extends further than shown. It should be understood that a wafer used to manufacture an MRAM device can have thousands or millions of such MTJ pillars.

After fabricating MTJ pillar 200, MTJ pillar 200 is isolated. In the embodiment of FIG. 2A, a first isolating layer of SiOx or SiNx, 206 may be sputtered onto the MTJ pillar 200 and electrode 204. The surface of the layers in FIG. 2A are comprised of several regions. The bump region 224 is situated generally horizontally over the MTJ pillar and contacts the top surface of the MTJ 200. The side regions 220 and 222 are associated with the sides of MTJ pillar and contact the side surfaces of the MTJ pillar. The valley regions 216 and 218 are generally horizontal and extend above the electrode 204 and they include areas between the MTJ pillars 200. While the figures and description show these regions as entirely horizontal or vertical, they often have curvature and angle that deviate from the horizontal and vertical. This is true of all such layers discussed in the specification or claims.

An embodiment of the process described herein may use a plasma-enhanced chemical vapor deposition (PECVD) process to deposit second isolating layer of SiOx 208 over the first isolating layer 206, the result of which is shown in FIG. 2B. The second isolating layer 208 also has a bump region 234, which is associated with the top of the MTJ pillar and contacts the bump region of layer 206. The second isolating layer has two side regions 230 and 232 that are associated with the sides of the MTJ pillars and contact the side regions of layer 206. The second isolating layer also has two valley regions 226 and 228 that sit on top of the valley regions of the first isolating layer 206. After the second isolating layer of SiOx 208 is deposited, back electrode isolation is performed. This step isolates the MTJ stack layers by removing portions of electrode 204 in between MTJ pillars 200. Thus, for example, FIG. 2A shows electrode 204 and first isolating layer 206 extending across the wafer. After back electrode isolation, each MTJ pillar 200 will be associated with a single electrode 204, as seen in FIG. 2B.

As will now be discussed with reference to FIG. 2C, an embodiment of the process described herein deposits a third isolating layer and a fourth CMP stop layer after back electrode isolation. Specifically, just as in FIG. 2B, the embodiment of FIG. 2C fabricates MTJ pillar 200 onto an electrode 204, which itself has been fabricated on wafer 202. The embodiment uses a sputtering process to deposit a first isolating SiOx layer 206 over MTJ pillar 200 and electrode 204. Then the embodiment uses a PECVD process to deposit a second isolating SiOx layer 208 over the first isolating SiOx layer 206. While not shown separately in FIG. 2C, these layers still have bump regions (224 and 234), side regions (220, 222, 230, and 232), and valley regions (216, 218, 226, and 228) as were shown in FIGS. 2A and 2B.

After the back electrode isolation process is completed, a PECVD process is used to deposit a third isolating layer of SiOx 210 to encapsulate the MTJ pillar 200 (and adjacent regions), as shown. This layer also includes a bump region, side regions, and valley regions (not outlined). Thereafter, a PVD or PECVD process is used to deposit a fourth CMP stop layer 212. Like the first, second, and third isolating layers, the fourth CMP stop layer includes a bump region 236 situated generally horizontally above the MTJ pillar and deposited over the top region of layer 210, side regions 248 and 240 associated with the sides of the MTJ pillar and deposited over the side regions of layer 210, and valley regions 242 and 244 deposited over the valley regions of layer 210. The bump regions are a small fraction of the total wafer surface area and CMP rate is largely defined by the valley regions on the wafer.

The fourth LR-CMP stop layer 212 may be made of SiNx, which is a LR-CMP insulator material. Because the fourth CMP stop layer 212 is a LR-CMP material, as the CMP polishing pad proceeds through the bump and side regions of the various layers, it encounters the valley portion of the LR-CMP stop layer (242 and 244), which slows the CMP process and thus allows the CMP process to be easily stopped. While the CMP process will encounter both LR-CMP and HR-CMP material in the bump and side portions, it will still be significantly slowed when it reaches the larger valley portions of the fourth LR-CMP stop layer (242 and 244).

Note that the surface of a wafer having MTJ pillars 200 formed thereon will have “bumps” formed across the wafer, with each bump corresponding to MTJ pillars 200. These bumps may include the bump portions of the many layers, but may also include portions of the side and valley regions of certain layers.

The top of MTJ pillars 200 must be exposed so that further processing steps can be performed to connect MTJ pillars to other contacts. In other words, each MTJ pillar 200 must be exposed so that electrical connections can be made to such MTJ pillars 200. A CMP process may be used to polish the wafer surface (comprising deposited layers), thereby removing the bumps exposing the top of each MTJ pillar 200 formed on the wafer. Alternatively, the CMP process may be stopped above the pillar. It shall be understood that an MTJ pillar is considered exposed when electrical connections can be made to the top of the pillars.

The ratio of the thickness of the third insulating layer 210 of SiOx to the fourth CMP stop layer 212 of SiNx can be adjusted or it can all be SiNx, so long as there is a sufficiently thick SiNx (or other suitable low CMP polish rate material) to act as the fourth CMP stop layer after the CMP process encounters the valley portions of the fourth CMP stop layer (242 and 244). A person having ordinary skill in the art will recognize that any appropriate manner of deposition of the layers may be used and the order of the deposition, the particular layers required, and the materials used, may be varied. A person of skill will further recognize that three isolating layers prior to the deposition of the fourth LR-CMP stop layer are not required.

In certain embodiments, the fourth LR-CMP stop layer 212 of FIG. 2C can be covered by one or more insulating layers. This is illustrated in the embodiment of FIG. 3A. The embodiment fabricates the MTJ pillar 300 on an electrode 304, which is fabricated on a wafer 302. The embodiment may sputter a first isolating layer 306 of SiOx onto MTJ 300. Thereafter, the embodiment may use PECVD to deposit a second isolating layer 308 of SiOx over the first isolating layer 306. Then, the embodiment may use PECVD to deposit a third insulating layer 310 of SiOx over the second isolating layer 308. Next, PVD may be used to deposit a fourth LR-CMP stop layer 312 of SiNx (a LR-CMP material) on top of the third isolating layer 310, which is made of SiOx. Thereafter the embodiment may use a PECVD process to deposit a fifth HR-CMP insulating layer 314 of SiOx over the fourth LR-CMP stop layer 312. FIG. 3A shows one fifth HR-CMP insulating layer 314 of SiOx deposited on top of the fourth LR-CMP stop layer 312 of SiNx, although it should be noted that additional layers can also be used. The first three isolating layers all include bump regions, side regions and valley regions as has been discussed (note that these regions are not labeled in FIG. 3A but are present). The fourth LR-CMP stop layer has a bump region (not labeled), two side regions (not labeled), and two valley regions 318 and 320 shown with a dotted line. The fifth HR-CMP insulating layer 314 also has a bump region (not labeled), two side regions (not labeled), and two valley regions 322 and 324.

As will now be discussed, fourth LR-CMP stop layer 312 and fifth HR-CMP insulating layer 314 make it possible to stop the CMP process when the CMP polishing pad encounters the valley regions of the CMP stop layer 318 and 320. This exposes the top of the MTJ pillar 300 so that a contact can be added but also allows the MTJ pillars 300 on the wafer to have consistent height across the wafer.

As shown in FIG. 3B, after all layers have been deposited, the CMP process can polish through the bumps formed by the several layers over the MTJ pillars 300. While polishing the bumps include polishing the bump regions of layers 314, 312, 310, 308, and 306 and portions of the side regions of layers 314, 312, 310, and 308, the operative transition occurs between the valley regions. When the CMP process completely removes the valley regions of the fifth HR-CMP layer 322 and 324, it encounters the valley regions of the LR-CMP stop layer, 318 and 320. When the CMP polishing pad encounters these LR-CMP valley regions, CMP slows substantially, and the CMP process can be stopped at the CMP stop-height 316. In this embodiment, the fifth HR-CMP layer 314 is made of SiOx, which for selective slurries polishes at approximately five times the rate of the LR-CMP layer 312, which is made of SiNx. Thus, once the CMP polishing pad reaches the valley regions 318 and 320 of the LR-CMP layer 312, the polish rate drops significantly. The reduced polish rate indicates that CMP can be stopped.

In the embodiment in FIG. 3B, the CMP process slows significantly at the CMP-stop height 316. For the embodiment in FIG. 2C, the valley portions of LR-CMP stop layer 242 and 244, significantly slows the CMP process at the CMP-stop height 214. CMP can then be ceased.

The height of fifth CMP stop layers 214 and 314 can be varied through the deposition process and may be set to stop the CMP process above, or below the top of the MTJ pillar. If very gentle exposure is not needed, the CMP stop-height may be set below MTJ pillar height. Such may be appropriate when there is hard-mask at the top of the MTJ pillar 300 is thick enough to avoid damage to the pillars.

If a gentle pillar exposure is needed and one cannot afford to stress the MTJ stack (200, 300) with CMP, then the thickness/height of the fourth LR-CMP stop layers (212 and 312) can be deposited so that their valley portions (318, 320, 242, 244) are higher than MTJ pillar height. Once CMP is completed, the additional removal can be done using IBE or RIE.

FIGS. 4A, 4B, and 4C show an exemplary embodiment that sets the CMP stop-height above the MTJ pillar height. FIG. 4A depicts the MTJ pillar 400 fabricated on an electrode 404, which itself was fabricated on a wafer 402. In this embodiment, the process fabricates the MTJ pillar 400 on an electrode 404, which is fabricated on a wafer 402. The embodiment may sputter a first isolating layer 406 of SiOx onto MTJ 400. Thereafter, the embodiment may use a PECVD process to deposit a second isolating layer 408 of SiOx over the first isolating layer 406. Then, the embodiment may use PECVD to deposit a third insolating layer 410 of SiOx over the second isolating layer 408. Next, PVD may be used to deposit a fourth LR-CMP stop layer 412 of SiNx on top of the third isolating SiOx layer 410.

All of the layers have bump, side and valley regions. Of note is that the valley regions (418 and 420) of the fourth LR-CMP stop layer 412 are deposited to a CMP-stop height 416 that is above the top of the MTJ pillar 400. Thereafter the embodiment may use a PECVD process to deposit a fifth HR-CMP insulating layer 414 of SiOx over the fourth LR-CMP stop layer 412. FIG. 4A shows one fifth HR-CMP insulating layer 414 of SiOx deposited on top of the fourth CMP stop layer 312 of SiNx, but additional layers can be used. The same material need not be used for first three isolating layers (406, 408, 410), and the HR-CMP insulating layer 414, provided that HR-CMP insulating layer 414 polishes at a high rate in comparison to the LR-CMP material in the LR-CMP stop layer 412.

FIG. 4B depicts the same MTJ pillar 400 after the CMP process occurred, which has removed much of the bump, and been stopped at the CMP-stop height 416. In this embodiment, material from the first HR-CMP isolating layer 406 remains on top of MTJ pillar 400, which means that MTJ pillar 400 was not stressed by the CMP pad.

In this embodiment, however, because the portion of the first isolating layer 406 still covers MTJ pillar 400, another removal process needs to be performed to expose MTJ pillar 400. To expose MTJ pillar 400, additional removal may be done using a gentle IBE or RIE process.

FIG. 4C depicts the same MTJ pillar 400 after an IBE etch process has been performed, and exposes the top of the pillar. The IBE etch process directs ion beams at a substrate, which etches away the surface, including the bump region of the first HR-CMP isolation layer 406 which covers the top of MTJ pillar 400. Because the ion beams used during the IBE etch process are directed at the semiconductor wafer, portions of other layers, including the second HR-CMP isolation layer 408, the third HR-CMP isolation layer 410 and the LR-CMP stop layer 412 may also be etched away.

In tests, the CMP process required to obtain a result similar to that represented in FIG. 4B may occur after approximately 2.5 minutes of total CMP (1 minute initial CMP and 1.5 minutes of additional CMP) and the additional etching required to obtain a result similar to that depicted in FIG. 4C may occur after IBE is performed at 2 times 562 s IBE etch at 20 degrees. Such timing depends substantially on the thickness of the respective layers, the equipment used, and the settings of said equipment.

The IBE process can be made more robust by adding a thin layer of oxide, such as MgO (magnesium oxide) (not depicted), that can act as an IBE etch stop layer. The MgO allows the IBE process to stop quickly because once it is exposed, it provides a strong secondary ion mass spectroscopy (SIMS) signal, which may be used to stop the IBE process. The very thin layer of MgO may be placed in the appropriate location using various deposition techniques.

FIG. 5 is a flow chart depicting some process steps in an embodiment described herein. Other embodiments may omit many of these steps, may perform the steps in a different order, may introduce other intervening steps, and may use other materials and deposition processes. At step 500, the embodiment fabricates the MTJ pillars on a CMOS wafer. One potential process for manufacturing MTJ pillars on a semiconductor wafer is disclosed in U.S. Pat. No. 9,263,667, the entirety of which is incorporated herein by reference. After MTJ pillars are fabricated in 500, the embodiment sputters a first isolating layer of SiOx (such as layers 206, 306, 406) onto the MTJs at step 502. At step 504, the embodiment uses a PECVD process to deposit a second isolating layer of SiOx (such as layers 208, 208, and 408). A back electrode isolation step 506 can then be performed. Thereafter, at step 508, the embodiment uses PECVD to deposit a third isolating layer of SiOx (such as layers 210, 310, and 410). Next, the embodiment can optionally deposit an IBE-etch stop layer of MgO at step 510. Then, at step 512, the embodiment uses PVD to deposit the fourth LR-CMP stop layer (such as 212, 312, and 412). In step 516, the embodiment uses PECVD to cover the fourth LR-CMP stop layer with a fifth HR-CMP layer (such as layers 314, and 414).

Once these layers have been deposited and prepared, the wafer may be subjected to CMP and etching to expose the tops of the pillars. At step 516, the embodiment starts one or more periods of CMP. As described above, the CMP process continues through the bump, side, and/or valley regions of various layers. At step 518, the CMP process encounters the valley regions of the fourth LR-CMP stop layer (such as 242, 244, 318, 320, 418, 420), and slows significantly. In response to the slowed CMP progress, at step 520, the embodiment stops CMP at the CMP-stop height (such as 214, 316, 416). At step, 522, the embodiment starts IBE process to remove the layers above the top of the MTJ pillar (such as the top region of layer 408). At the desired height below the top of the pillar, the IBE process exposes the thin layer of MgO at step 524, which provides a strong spectroscopy signal SIMS. In response to that signal, the embodiment stops the IBE process at step 526. Thereafter, any remaining manufacturing steps required to manufacture a complete MRAM device, including introducing electrodes that contact the top of each MTJ pillars (e.g. 200, 300, 400) can be performed.

By using a disclosed embodiment, numerous advantages are achieved. Using the embodiments in this application has been shown to result in improved resistance * area (RA) of the MTJ's, improved TMR values (allowing large readout signals), tighter property control as well as reduce exposure to possible shunts. These properties allow the use of this method for wafers with high areal density and smaller MTJ pillars. The described embodiments allow a uniform CMP process across the large area wafers (e.g., 200 or 300 mm), which is beneficial to manufacturing MRAM arrays on CMOS wafers.

For example, using the embodiments described herein, CMP end points are consistent across the wafer, which is illustrated in FIG. 6. For example, in contrast to FIGS. 1A and 1B where the CMP end point caused pillars ranging from 51 nanometers at the center of a wafer to 17 nm at the edge, applicants achieved a CMP stop height 604 of 83.10 nm for an MTJ pillar 600 at the center of the wafer and a CMP stop height 606 of 83.10 nm for an MTJ 602 at the edge of the wafer. In addition to consistency of the CMP stop heights 604 and 606, the height of MTJ pillars 600 and 602 themselves were consistent. For example, MTJ pillar 600 had a height 608 measuring 78.78 nanometers on one side and a height 610 measuring 75.54 nanometers on the opposite side. Similarly, MTJ pillar 602 had a height 612 measuring 73.38 nanometers.

As confirmed by these measurements, processing a wafer having MTJ pillars fabricated thereon using the methods described herein result in MTJ pillar heights at the center of a wafer that are similar to MTJ pillar heights at the edge of the same wafer (approximately 73-78 nanometers in thickness). This is a significant improvement over other methods. A person having ordinary skill in the art will recognize that the methods described herein can be used to make shorter pillars, down to approximately 20 nanometers, due partially to the reduced hard-mask necessary at the top of the pillar from the precise control of the CMP stop layer and IBE control. The shorter pillars allow denser arrays for advanced MRAM applications.

In addition to improvements in pillar size and CMP stop locations, the disclosed embodiments produce improved pillar properties for MTJs used in MRAM arrays. Desirable properties for MRAM arrays include high tunnel magnetic resistance values (TMR). High TMR values result when MTJ pillars are well formed and functioning and allow the MTJ pillars to give clear resistance readout signals. Low resistances (Rlow), that are well-separated from the high resistance values (Rhigh) are also desirable because they give good readout signals that clearly separate when a cell is designated as a “1” or a “0” in the MRAM array. As discussed below, manufacturing an MRAM device using the embodiments described herein improve these values.

FIG. 7 shows the results applicant obtained for four batches processed with and without the elements of the disclosed embodiments. TMR values are plotted on the Y-axis, and Rlows plotted on a logarithmic scale on the X-axis.

Generally, batches 43, and 44 were processed without the use of the disclosed CMP-stop layer embodiments, and Batches 55, and 60 used the disclosed LR-CMP stop-layer.

As seen in FIG. 7, use of the LR-CMP stop layer significantly improved the TMR values for the MTJs, provided higher yield, and resulted in more pillars with acceptable Rlow and TMR values.

FIG. 8A depicts some of the chips that were aggregated to produce the data in Batch 60 from FIG. 7. Each cell shows the data from particular chips on a section of the wafer from Batch 60. As can be observed, good TMR values are observed in almost all of the MTJs. The circled chip 802, provides the data shown in the next figure, FIG. 8B.

FIG. 8B shows the high TMR values and the RH (resistance vs. magnetic field) loops of the chip 802. In this instance 94% of the devices have a high TMR and 90% have good RH loops.

FIG. 8C shows Rlows and Rhighs from the same chip. These provide good signals and, as can be readily observed, provide a tight and well separated Rlow and Rhigh distributions that create very clear “1” and “0”s for an MRAM array. Thus, the embodiments result in a large number of improved properties for MRAM applications.

A person of skill will understand that the above disclosure maps only particular embodiments. It should be further understood that intervening layers can occur even when one layer is described as having been placed over, is covering, or is on top of another layer. That understanding applies to the claims. It should be further understood that polishing may in some embodiments comprise etching processes. It should further be understood that while the MTJ pillars have been depicted in two-dimensional cross sections, they are three dimensional objects and the layers discussed may cover the three dimensional top, all sides, and all surrounding valley portions of the MTJ pillars.

The above description and drawings are only to be considered illustrative of specific embodiments, which achieve the features and advantages described herein. Modifications and substitutions to specific process conditions can be made. Accordingly, the embodiments in this patent document are not considered as being limited by the foregoing description and drawings.

	Number	Date	Country
Parent	15097576	Apr 2016	US
Child	15674620		US

POLISHING STOP LAYER(S) FOR PROCESSING ARRAYS OF SEMICONDUCTOR ELEMENTS

Information

Publication Number

Date Filed

Date Published

Inventors

Original Assignees

CPC

International Classifications

Abstract

Description

Claims

CROSS-REFERENCE TO RELATED APPLICATION

Provisional Applications (1)

Divisions (1)