Tony T. Lee, “A Modular Architecture For Very Large Packet Switches”, Conference Record Globecom, vol. 3, pp. 1801-1809, (1989). |
Soung C. Liew and Kevin W. Lu, “A 3-Stage Interconnection Structure For Very Large Packet Switches”, Conference Record Supercom ICC, vol. 2, pp. 316.7.1-316.7.7 (1990). |
Hiroshi Suzuki, Hiroshi Nagano and Toshio Suzuki, “Output-buffer Switch Architecture For Asynchronous Transfer Mode”, Conference Record IEEE, pp. 99-103 (1989). |
Achille Pattavina, “Multichannel Bandwidth Allocation in a Broadband Packet Switch”, IEEE Journal Select, Areas Commun., vol.6, No. 9, pp. 1489-1499 (12/88). |
Michael G. Hluchyj and Mark J. Karol, “Queueing in High-Performance Packet Switching”, IEEE Journal Select. Areas Commun., vol. 6, No. 9, pp. 1587-1597 (12/88). |
Joseph Y. Hui and Edward Arthurs, “A Broadband Packet Switch for Integrated Transport”, IEEE Journal Select. Areas Commun., vol. 5, No. 8, pp. 1264-1273 (10/87). |
Mark J. Karol et al., “Input Versus Output Queueing on a Space-Division Packet Switch”, IEEE Transations Commun., vol. 35, No. 12, pp. 1347-1356 (12/87). |
Yuji Oie et al., “Effect of Speedup in Nonblocking Packet Switch”, Conference Record ICC, vol. 1, pp. 410-414 (1989). |
Yu-Shuan Yeh, Michael G. Hluchyj and Anthony S. Acampora, “The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching”, IEEE Journal Select. Areas Commun., vol.5, No. 8, pp. 1274-1283 (10/87). |
Soung C. Liew and Kevin W. Lu, “Comparison of Buffering Strategies for Asymmetric Packet Switch Modules”, IEEE Journal Select. Areas Commun., vol. 9, No. 3, pp. 428-438 (Apr. 1991). |
Joan Garcia-Haro and Andrzej Jaszczyk, “ATM Shared-Memory Switching Architectures”, IEEE Network, pp. 18-26 (Jul./Aug. 1994). |
Kai Y. Eng. et al., “A Growable Packet (ATM) Switch Architecture: Design Principles and Applications”, IEEE Transactions Commun., vol. 40, No. 2, pp. 423-430 (2/92). |
Mark J. Karol and Chih-Lin I, “Performance Analysis of a Growable Architecture for Broad-Band Packet (ATM) Switching”, IEEE Transactions Commun., vol. 40, No. 2, pp. 431-439 (2/92). |
Hideki Tode, Miki Yamanoto and Hiromi Okada, “Shared Output Buffer-Type Switching Architecture with Fair Output Port Contention”, Electronics & Communications in Japan, vol. 77, No. 5, pp. 62-76 (5/94). |
Rixue Fan et al., “Expandable ATOM Switch Architecture (XATOM) for ATM LANs”, Supercomm/ICC, vol. 1, IEEE, pp. 402-409 (5/94). |
P.C. Wong and M.S. Yeung, “Dynamic Priority Schemes For Fast Packet Switches”, Proceedings of the International Conference Communications, vol. 1, IEEE pp. 538-544 (6/95). |
Yukihir Doi and Naoaki Yamanaka, “A High-speed ATM Switch Architecture for FTTH”, ISS, vol. 1, pp. 384-388 (4/95). |
H. Yamanaka et al., “622 Mb/ 8×8 Shared Multibuffer ATM Switch with Hierarchical Queueing and Multicast Functions” pp. 1488-1495 (1993). |