Power adapter employing a power reducer

Information

  • Patent Grant
  • 8643222
  • Patent Number
    8,643,222
  • Date Filed
    Wednesday, June 17, 2009
    15 years ago
  • Date Issued
    Tuesday, February 4, 2014
    10 years ago
Abstract
A power adapter including a power reducer for no-load or light load applications and method of operating the same. In one embodiment, the power adapter includes a capacitor coupled to an input of the power adapter, and a bleeder switch coupled in parallel with the capacitor. The power adapter also includes a detection circuit configured to sense an ac mains voltage at the input of the power adapter and turn on the bleeder switch upon detection of a loss of the ac mains voltage. In addition to or in lieu of, the power adapter may include a power converter, and a disconnect switch configured to disconnect the ac mains voltage from the power converter in response to a signal from a load.
Description
TECHNICAL FIELD

The present invention is directed, in general, to power electronics and, more specifically, to a power adapter including a power reducer for no-load or light load applications and method of operating the same.


BACKGROUND

A switched-mode power converter (also referred to as a “power converter” or “regulator”) is a power supply or power processing circuit that converts an input voltage waveform into a specified output voltage waveform. DC-DC power converters convert a direct current (“dc”) input voltage into a dc output voltage. Controllers associated with the power converters manage an operation thereof by controlling conduction periods of power switches employed therein. Generally, the controllers are coupled between an input and output of the power converter in a feedback loop configuration (also referred to as a “control loop” or “closed control loop”).


Typically, the controller measures an output characteristic (e.g., an output voltage, an output current, or a combination of an output voltage and an output current) of the power converter, and based thereon modifies a duty cycle of a power switch of the power converter. The duty cycle “D” is a ratio represented by a conduction period of a power switch to a switching period thereof. Thus, if a power switch conducts for half of the switching period, the duty cycle for the power switch would be 0.5 (or 50 percent). Additionally, as the voltage or the current for systems, such as a microprocessor powered by the power converter, dynamically change (e.g., as a computational load on the microprocessor changes), the controller should be configured to dynamically increase or decrease the duty cycle of the power switches therein to maintain an output characteristic such as an output voltage at a desired value.


A power converter with a low power rating designed to convert an alternating current (“ac”) mains voltage to a regulated dc output voltage to power an electronic load such as a printer, modem, or personal computer is generally referred to as an “ac power adapter” or a “power adapter,” or, herein succinctly, as an “adapter.” Industry standards have required continual reductions in no-load power supply loss to reduce power consumed by millions of power adapters that remain plugged in, but are not in use. Efficiency requirements at very low output power levels were established in view of the typical load presented by an electronic device in an idle or sleep mode, which is an operational state for a large fraction of the time for such devices in a home or office environment.


No-load power loss of a power adapter is typically dominated by three phenomena. The first phenomenon is directed to the current drawn from high-voltage supply bus to provide power to the controller of the adapter. The high-voltage power draw is sometimes shut off when the adapter is in operation and power can be supplied from an auxiliary winding of a transformer thereof. However, in the absence of operation of the adapter (e.g., startup condition or in the event of complete shutdown of the controller), the high-voltage supply bus provides power to the controller directly. While the current required to start or maintain controller operation may be small, the fact that it comes from a high-voltage bus causes a higher-than-optimal draw of power from the input of the adapter.


The second phenomenon is directed to the current flow in a bleeder resistor coupled across an “X-capacitor” (i.e., a safety rated capacitor) of the adapter. An X-capacitor is a capacitor coupled across the ac input power mains (also referred to as “ac mains”) to a power converter to reduce electromagnetic interference (“EMI”) produced by the power converter and conducted back to the ac mains. A “Y-capacitor” (i.e., a safety rated capacitor) is an EMI-reducing capacitor coupled between ac mains to a power converter and an input-side grounding conductor. Both the X-capacitor and the Y-capacitor are distinguished by a safety voltage rating related to a peak voltage that the respective capacitor is required to sustain. Upon disconnection from the ac mains, the X-capacitor should be bled down to a low voltage in a short period of time. Bleeding down an X-capacitor voltage is typically accomplished with a bleeder resistor coupled across the capacitor.


The third phenomenon is directed to gate drive and other continuing power losses that do not vary with load. The third phenomenon is commonly addressed by using a burst-mode of operation, wherein the controller is disabled for a period of time (e.g., one second) followed by a short pulse of high-power operation (e.g., 10 milliseconds (“ms”)), to provide a low average output power. The second phenomenon is commonly addressed by reducing generated EMI in various ways allowing a reduction in the size of the X-capacitor, which enables reduction of the bleeder resistor current. The first phenomenon above is not usually addressed.


Even when the controller is disabled, it still draws a small but significant amount of power. Furthermore, the bleeder resistor coupled in parallel with the X-capacitor draws continuous power regardless of load level. While the X-capacitor size can be reduced somewhat by good EMI design practices, all adapters require at least a small X-capacitor to meet EMI requirements, resulting in bleeder resistor losses at no load.


These two types of power losses, while relatively small, have now become substantial hindrances to lowering no-load losses as industry requirements become stricter each year. Thus, despite the development of numerous strategies to reduce power losses of power adapters, no strategy has emerged to provide substantial reduction of power dissipation while an adapter provides minimal or no power to a load. Accordingly, what is needed in the art is a design approach and related method for a power adapter that enable further reduction of power converter losses without compromising end-product performance, and that can be advantageously adapted to high-volume manufacturing techniques.


SUMMARY OF THE INVENTION

These and other problems are generally solved or circumvented, and technical advantages are generally achieved, by advantageous embodiments of the present invention, including a power adapter including a power reducer for no-load or light load applications and method of operating the same. In one embodiment, the power adapter includes a capacitor coupled to an input of the power adapter, and a bleeder switch coupled in parallel with the capacitor. The power adapter also includes a detection circuit configured to sense an ac mains voltage at the input of the power adapter and turn on the bleeder switch upon detection of a loss of the ac mains voltage. In addition to or in lieu of, the power adapter may include a power converter, and a disconnect switch configured to disconnect the ac mains voltage from the power converter in response to a signal from a load. The capacitor, bleeder switch, detection circuit and disconnect switch form at least a portion of a power reducer for the power adapter.


The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter, which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.





BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:



FIG. 1 illustrates a schematic diagram of an embodiment of a power adapter constructed according to the principles of the present invention;



FIG. 2 illustrates a schematic drawing of a portion of an embodiment of a power adapter constructed according to the principles of the present invention;



FIG. 3 illustrates a graph showing selected voltages of the power adapter of FIG. 2;



FIG. 4 illustrates a schematic drawing of a portion of an embodiment of a power adapter constructed according to the principles of the present invention; and



FIGS. 5, 6A and 6B illustrate graphs showing selected voltages of the power adapter of FIG. 4.





Corresponding numerals and symbols in the different figures generally refer to corresponding parts unless otherwise indicated, and may not be redescribed in the interest of brevity after the first instance. The FIGUREs are drawn to illustrate the relevant aspects of exemplary embodiments.


DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The making and using of the present exemplary embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.


The present invention will be described with respect to exemplary embodiments in a specific context, namely, a power adapter including a power reducer for no-load or light load applications. While the principles of the present invention will be described in the environment of a power adapter, any application that may benefit from a power conversion device including a power reducer such as a power amplifier or a motor controller is well within the broad scope of the present invention.


A flyback power converter is frequently employed in low power applications such as a power adapter for a printer because of its simplicity and low cost. The power adapters employing a flyback power converter are typically designed to operate continuously at a high output power level. Recalling that the loads presented to power adapters such as loads provided by printers and personal computers are generally variable and usually do not operate for an extended period of time at a maximum power level, a consideration for the design of power adapters for such applications is power conversion efficiency at no load and at light loads.


Turning now to FIG. 1, illustrated is a schematic diagram of an embodiment of a power adapter constructed according to the principles of the present invention. A power train (e.g., a flyback power train) of the power converter (also referred to as a “flyback power converter”) includes a power switch Qmain coupled to an ac mains 110, an electromagnetic interference (“EMI”) filter 120 that may include an X-capacitor and a Y-capacitor as described further hereinbelow, a bridge rectifier 130, and an input filter capacitor Cin to provide a substantially filtered dc input voltage Vin to a magnetic device (e.g., an isolating transformer or transformer T1). Although the EMI filter 120 illustrated in FIG. 1 is positioned between the ac mains 110 and the bridge rectifier 130, the EMI filter 120 may contain filtering components positioned between the bridge rectifier 130 and the transformer T1. The transformer T1 has a primary winding Np and a secondary winding Ns with a turns ratio n:1 that is selected to provide an output voltage Vout with consideration of a resulting duty cycle and stress on power train components.


The power switch Qmain (e.g., an n-channel field-effect transistor) is controlled by a pulse-width modulator (“PWM”) controller 140 that controls the power switch Qmain to be conducting for a duty cycle. The power switch Qmain conducts in response to gate drive signal VG produced by the PWM controller 140 with a switching frequency (often designated as “fs”) The duty cycle is controlled (e.g., adjusted) by the PWM controller 140 to regulate an output characteristic of the power converter such as an output voltage Vout, an output current Iout, or a combination thereof. A feedback path 150 enables the PWM controller 140 to control the duty cycle to regulate the output characteristic of the power converter. Of course, as is well known in the art, a circuit isolation element such as an opto-isolator may be employed in the feedback path 150 to maintain input-output isolation of the power converter. The ac voltage appearing on the secondary winding Ns of the transformer T1 is rectified by the diode D1, and the dc component of the resulting waveform is coupled to the output through the low-pass output filter including an output filter capacitor Cout to produce the output voltage Vout.


During a first portion of the duty cycle, a current Ipri (e.g., an inductor current) flowing through the primary winding Np of the transformer T1 increases as current flows from the input through the power switch Qmain. During a complementary portion of the duty cycle (generally co-existent with a complementary duty cycle 1-D of the power switch Qmain), the power switch Qmain is transitioned to a non-conducting state. Residual magnetic energy stored in the transformer T1 causes conduction of current through the diode D1 when the power switch Qmain is off. The diode D1, which is coupled to the output filter capacitor Cout, provides a path to maintain continuity of a magnetizing current of the transformer T1. During the complementary portion of the duty cycle, the magnetizing current flowing through the secondary winding Ns of the transformer T1 decreases. In general, the duty cycle of the power switch Qmain may be controlled (e.g., adjusted) to maintain a regulation of or regulate the output voltage Vout of the power converter.


In order to regulate the output voltage Vout, a value or a scaled value of the output voltage Vout is typically compared with a reference voltage in the PWM controller 140 using an error amplifier (not shown) to control the duty cycle. This forms a negative feedback arrangement to regulate the output voltage Vout to a (scaled) value of the reference voltage. A larger duty cycle implies that the power switch Qmain is closed for a longer fraction of the switching period of the power converter.


As introduced herein, no-load (also referred to as light or reduced load) losses of a power adapter are addressed. In one embodiment, a power converter of the power adapter (i.e., power conversion circuitry coupled to the dc side of a bridge rectifier that rectifies an ac mains voltage) is substantially disconnected when the adapter receives a signal from an external source such as from a load coupled to the adapter. For example, a personal computer may transmit a signal to the adapter indicating that the adapter should enter a no-load operational condition. In response to the signal, the adapter disconnects the power converter of the adapter by opening a switch such as a metal-oxide semiconductor field-effect transistor (“MOSFET”). Disconnecting the power converter of the adapter removes substantial losses associated with the adapter other than losses that may be incurred by a bleeder resistor for an X-capacitor.


In another embodiment, an active bleeder is coupled across an X-capacitor of a power adapter. When an ac mains voltage is supplied to the adapter, the active bleeder is turned off. When the ac mains voltage is turned off, the active bleeder is turned on to quickly discharge the X-capacitor. Using an active bleeder removes a substantial portion of the losses incurred by the bleeder resistor for the X-capacitor.


As introduced herein, an active bleeder senses discharge of a capacitor such as a high-voltage capacitor that signals the presence of the ac mains voltage. Discharge of the capacitor occurs when the ac mains voltage is removed from ac mains coupled to the adapter. The power adapter may sense a removal of an ac mains voltage via pulse detector(s), such as a pulse detector responsive to a fundamental frequency of the ac mains voltage to the adapter or a harmonic thereof. Each pulse detector is coupled to a respective rectifier diode that in turn is coupled to an ac mains terminal. Loss of the pulse train produced by either diode coupled to the ac mains terminal is taken as an indication of removal of the ac mains voltage to the adapter, and an active bleeder (e.g., a bleeder MOSFET) coupled across an X-capacitor is turned on. Each of the two diodes produces its own pulse train in response to the ac mains voltage. A single charged X-capacitor may not by itself produce a reliable signal indicative of presence of an ac mains voltage. By requiring both diodes to produce its respective pulse train, the circuit requires both the hot and neutral terminals to regularly have a positive high voltage to keep the pulse trains active, which can only happen when the ac mains voltage switches polarity on a regular basis (i. e., a false signal is not produced by presence of a dc voltage on a capacitor to indicate presence of the ac mains voltage). Thus, a detection circuit for an active bleeder may be configured to detect loss of ac mains voltage employing a plurality of diodes adapted to sense both polarities of the ac mains voltage.


Turning now to FIG. 2, illustrated is a schematic drawing of a portion of an embodiment of a power adapter constructed according to the principles of the present invention. The power adapter includes a disconnect switch Q2 that removes substantially all losses associated with the power adapter other than losses incurred by a bleeder resistor R1 associated with a capacitor (e.g. an X-capacitor C3). A resistor R3 represents the power drain of an isolated power converter coupled to bridge rectifier 101, including its no-load drain, and a load coupled to the power converter, such as a personal computer including a battery. Thus, even if the personal computer is disabled or disconnected from the adapter, the resistor R3 represents a positive power drain due to the high-frequency switching action of the power converter in the power adapter as well as active control components in the power converter.


The disconnect switch (e.g., MOSFET) Q2 is the disconnect switch for the resistor R3. A pair of diodes D4, D5 charge a high-voltage capacitor C1 to the peak of the ac mains voltage V1. A bleeder resistor R1 and zener diode Z1 produce a 12 volt source coupled to the gate of the disconnect switch Q2 that turns on the disconnect switch Q2 in response to the ac mains voltage to the adapter.


When the load such as the personal computer enters a no-load or shut-down operational mode, it produces a secondary-side (i.e., load-side) signal V2 at a high level, such as greater than 3 volts, to signal turn-off of a switch (e.g., MOSFET) Q3. Turning off the switch Q3 by the signal V2 coupled to an inverter INV1 enables operation of an oscillator (e.g., a relaxation oscillator 102) formed by inverting Schmitt trigger U1, resistor R4 and capacitor C2 (e.g., a 10 nanofarad capacitor). An inverting Schmitt trigger produces a high output signal in response to a low input signal. The secondary-side relaxation oscillator 102 when it is enabled by turning off the switch Q3 produces a 3.3 V square wave at its output at circuit node N1, which passes across the high-voltage boundary between primary and secondary grounds of the adapter (wherein the primary and secondary grounds are indicated by a “p” or “s” adjacent to a ground symbol) through a Y-capacitor CY. A voltage doubler 103 then boosts and rectifies this square-wave voltage to a dc level of about 6.6 volts. The 6.6 volt dc level turns on a power switch (e.g., a MOSFET) Q1 which shorts the 12 volt source (across the zener diode Z1) coupled to the gate of the disconnect switch Q2, thereby turning off the disconnect switch Q2. The voltage doubler 103 may be omitted if the square wave produced at the circuit node N1 is of sufficient amplitude to turn on the power switch Q1. The inverter INV1 and the Schmitt trigger U1 are coupled to an independent power source of the load (e.g., a battery V3 of a personal computer).


Although the power adapter illustrated in FIG. 2 and that illustrated and described herein later with reference to FIG. 4 are constructed with a signal-coupling capacitor (e.g., Y-capacitor CY) to transmit a signal across the isolation boundary between primary- and secondary-side grounds, in an alternative embodiment, another isolation component such as a pulse transformer or an opto-isolator may be employed, as is well known in the art, to transmit the square-wave signal (or other waveform) across the isolation boundary. The Y-capacitor CY illustrated in FIGS. 2 and 4 provides a low-cost and energy-efficient mechanism to transmit the square-wave signal.


The load such as a personal computer will generally include a battery that is able to power internal load circuitry. When the power adapter is disabled by the load, the load may re-enable operation of the power adapter by setting the signal V2 low. Such a signal produced by the load to turn the power adapter back on may be transmitted when the load enters a state of active use, or when its battery may need to be recharged. The disconnect switch Q2 on the dc side of the bridge rectifier 101 of the power adapter is configured to disconnect the ac mains voltage V1 from the power converter in response to the signal V2 from the load containing an independent power source (e.g., battery V3). The independent power source in the load (e.g., battery V3) provides signal power for circuitry in the power adapter that may be used to enable disconnecting or reconnecting the ac mains voltage V1. For example, this signal power provided by the load may be employed to power circuitry such as the oscillator 102 (e.g., the Schmitt trigger U1 thereof) and the inverter INV1. The disconnect switch Q2 is configured to connect the ac mains voltage V1 to the power converter when the independent power source is unable to provide the signal power.


The secondary-side circuit elements illustrated in FIG. 2 before the power switch Q1 (i.e., before the gate of the power switch Q1) are assumed to be powered by the load coupled to the power adapter. If the battery in the load is discharged so that the load is inoperable without the power adapter, the oscillator 102 will not be powered. As a result, no signal will be produced at the gate of power switch Q1, independent of the signal V2. Accordingly, when a battery in the load is fully discharged, a 12 volt bias will be produced across the zener diode Z1, and the presence of ac mains voltage will enable the disconnect switch Q2 to be turned on, enabling the battery in the load to be recharged. To disable the disconnect switch Q2 when the battery in the load is charged, the signal V2 is set to a high value.


The power adapter illustrated in FIG. 2 provides a one nanofarad Y-capacitor CY coupled across the high-voltage boundary between the primary and secondary grounds. A smaller capacitor can be used if the relaxation oscillator frequency is increased. For instance, a 100 picofarad Y-capacitor operating at 50 kilohertz (“kHz”) with a 2.2 nanofarad value for the capacitor C2, and a 10 kilohm (“kΩ”) value for the resistor R4 as oscillator timing components may be employed to advantage. When the personal computer or other load exits a low-power or zero-power operational mode, it sets the voltage signal V2 low. The relaxation oscillator 102 is then disabled, which turns off the power switch Q1. Turning off the power switch Q1 allows the voltage of the zener diode Z1 to float back up to 12 volts, which then turns on the disconnect switch Q2, thereby enabling power to be supplied to the load. The gate voltage of the power switch Q1 is represented by Vg, and the ac mains voltage V1 coupled to the power converter powers the load such as a personal computer or a battery therein that may need to be charged.


Exemplary component values for circuit elements illustrated in FIG. 2 are listed below.
















Component
Exemplary Values









R1
2.8 megohms (“MΩ”)



R3
a value representing a load and power




converter losses is 105 kilohms (“kΩ”)



R4
330 kΩ



R5
1 kΩ



R6
10 MΩ



R7
1 kΩ



Z1
12 V



CY
1 nanofarad (“nF”)



C1
1 nF



C2
100 pF



C3
330 nF



Capacitors in
1 nF



voltage doubler 103










Turning now to FIG. 3, illustrated is a graph showing selected voltages of the power adapter of FIG. 2. The graph shows a gate voltage Vg of the power switch Q1 via the resistor R7, which is on the primary side of the power adapter after the oscillator signal. When the disconnect switch Q2 is on, the power consumed by the exemplary adapter is 727 milliwatts (“mW”). When the disconnect switch Q2 is off, the power consumed by the exemplary adapter is 26 mW. The 26 mW power level is determined by the bleeder resistor R1. The 727 mW power level is the sum of the 26 mW consumed by the bleeder resistor R1 and whatever quiescent load is on the dc side of the bridge rectifier 101, represented here by the resistor R3. In many adapter designs, the equivalent value of the resistor R3 can be much higher due to inclusion of a burst mode of operation. If a burst mode of operation is included, the 727 mW number would be reduced. The 26 mW power level is determined by the size of X-capacitor C3 and safety requirements that prescribe its rate of discharge.


When the ac mains voltage V1 is disconnected, the X-capacitor C3 (parallel-coupled to the ac mains at an input of the power adapter) discharges through the bleeder resistor R1, zener diode Z1, and either diodes D5, D10 or diodes D4, D7, depending on the polarity of the voltage across X-capacitor C3. The bleeder resistor R1 discharges the X-capacitor C3 to a voltage below about 37 percent of its original value in less than one second to satisfy a common safety requirement.


Turning now to FIG. 4, illustrated is a schematic drawing of a portion of an embodiment of a power adapter constructed according to the principles of the present invention. An active bleeder of the power adapter is formed with a detection circuit 104 to detect the presence of ac mains voltage V1, and with an additional 12 volt supply formed with resistor R8 and zener diode Z2 derived from the same high-voltage capacitor C1 that is used by the original 12 volt supply illustrated and described with reference to FIG. 2. In addition, a bleeder switch (e.g., a MOSFET) Q5 is included and a current-limiting bleeder resistor R9. An inverter is formed by switch (e.g., MOSFET) Q4 and resistor R11, which is supplied by the added 12 volt supply. A coupling circuit is formed by capacitor C7, resistor R10, and a zener diode (e.g., a 12 voltage zener diode) Z3. In the power adapter illustrated in FIG. 4, the bleeder resistor R1 illustrated in FIG. 2 is now increased to 100 MΩ. While the resistance of the bleeder resistor R1 is too high to rapidly discharge the X-capacitor C3, the bleeder switch Q5 in series with the current-limiting bleeder resistor R9 enables the parallel-coupled X-capacitor C3 to be discharged in acceptable time such as less than one second.


The bleeder switch Q5 is included in series with the current-limiting bleeder resistor R9 to actively bleed the X-capacitor C3 rapidly. During normal operation, the added 12 volt supply keeps the switch Q4 on. Therefore, the bleeder switch Q5 is held in an off state. The power adapter operates as before, except that the bleeder current is substantially reduced during an off state. The no-load power is now reduced to only 5 mW when the disconnect switch Q2 is off. When the ac mains voltage V1 is disconnected, the two 12 volt supplies draw current from the high-voltage capacitor C1 and the X-capacitor C3, causing a slow discharge thereof. The capacitor C7 acts as a coupling capacitor, causing the voltage change (e.g., decline) on the high-voltage capacitor C1 to appear at the gate of the switch Q4. When the voltage across the high-voltage capacitor C1 declines by about 9 volts, the gate voltage VGQ4 of the switch Q4 declines from 12 volts to 3 volts. The switch Q4 then turns off, which turns on the bleeder switch Q5 and quickly discharges the high-voltage capacitor C1 and the X-capacitor C3. The detection circuit detects the loss of the ac mains voltage V1 by sensing a voltage or a change thereof across the high-voltage capacitor C1. The voltage of the gate of the switch Q4 may, for example, exhibit a ripple voltage in the range of 5 to 9 volts at high ac mains voltage (e.g., 264 volts root mean square (“V RMS”)) V1. At lower ac mains voltages V1, the ripple voltage at the gate of the switch Q4 will be proportionately less. The zener diode Z3 limits the gate voltage VGQ4 of the switch Q4 to about 12 volts. Thus, the detection circuit 104 is configured to detect loss of ac mains voltage V1 by sensing a voltage across the X-capacitor C3 with a peak detector (e.g., diodes D4, D5 and high-voltage capacitor C1), and a change of voltage of the peak detector is sensed employing a coupling capacitor C7 and switch Q4.


Exemplary component values for circuit elements illustrated in FIG. 4 are listed below.
















Component
Exemplary Values




















R1
100




R8
100




Z2, Z3
12
V



R9
10




R10
330




R11
4.7




C7
100
nF










Exemplary component values for other elements illustrated in FIG. 4 are the same as those described with reference to FIG. 2. In accordance therewith, like components in FIGS. 2 and 4 are referred to using the same reference designations. As illustrated in FIG. 4, the X- and Y-capacitors C3, CY, the bleeder resistors R1, R9, the bleeder switch Q5, the oscillator 102, the voltage doubler 103, the detection circuit 104 and the disconnect switch Q2 form at least a portion of a power reducer for the power adapter.


Turning now to FIG. 5, illustrated is a graph showing selected voltages of the power adapter of FIG. 4. The graph shows the gate voltage VGQ4 of the switch Q4 with normal operation of the power adapter at a high ac mains voltage V1 of 264 volts alternating current (“VAC”). The gate voltage VGQ4 at the gate of the switch Q4 exhibits a sawtooth ripple waveform voltage with a peak-to-peak ripple voltage of about 5 volts and a frequency double the ac mains frequency. The gate voltage VGQ4 remains above a threshold voltage Vth of the switch Q4, which results in the switch Q4 remaining on continuously during normal application of an ac mains voltage V1. As a result, the bleeder switch Q5 remains off continuously. Accordingly, no power is dissipated in the current-limiting bleeder resistor R9 during normal operation of the power adapter when an ac mains voltage V1 is applied.


Turning now to FIGS. 6A and 6B, illustrated is a graph showing selected voltages of the power adapter of FIG. 4. The graph shows a voltage VC3 (dotted line) across the X-capacitor C3 (see FIG. 6A), and a gate voltage VGQ4 (dashed line) at the gate of the switch Q4 and a gate voltage VGQ5 (solid line) at the gate of the bleeder switch Q5 (see FIG. 6B), illustrating active-bleeder operation of the power adapter when the ac mains voltage V1 is disconnected at time 0. When the ac mains voltage V1 is disconnected at time 0, the gate voltage VGQ4 at the gate of the switch Q4 declines fairly slowly until it reaches the threshold voltage of the switch Q4 at approximately 0.4 seconds (“s”). At this time, the switch Q4 turns off, causing the gate voltage VGQ5 of the bleeder switch Q5 to rise, turning on the bleeder switch Q5. The turn-on of the bleeder switch Q5 causes the rapid discharge of the X-capacitor C3 through current-limiting bleeder resistor R9, as illustrated by the voltage VC3 in FIG. 6A. Prior to the turn-on of the bleeder switch Q5 at approximately 0.4 seconds, the voltage VC3 only slowly decays through the resistors R1, R8, R10 and the zener diodes Z1, Z2, Z3.


The active bleeder circuit described hereinabove can be used without a disconnect switch such as the disconnect switch Q2. However, the circuits illustrated in FIGS. 2 and 4 share common circuit elements, and each may reduce no-load losses by similar orders of magnitude. Accordingly, both circuits can be advantageously used to reduce no-load (or light load) losses.


Those skilled in the art should understand that the previously described embodiments of a power adapter including circuits to reduce no-load (or light load) losses and related methods of operating the same are submitted for illustrative purposes only. For example, in a further embodiment, a power adapter that uses a half-wave bridge instead of full-wave bridge can use techniques described herein. For example, full-wave bridge 101 illustrated in FIGS. 2 and 4 could be replaced with a single diode, eliminating the need for the diode D4. While a power adapter employing a power converter including circuits to reduce no-load (or light load) losses has been described in the environment of a power converter, these processes may also be applied to other systems such as, without limitation, a power amplifier or a motor controller.


For a better understanding of power converters, see “Modern DC-to-DC Power Switch-mode Power Converter Circuits,” by Rudolph P. Severns and Gordon Bloom, Van Nostrand Reinhold Company, New York, N.Y. (1985) and “Principles of Power Electronics,” by J. G. Kassakian, M. F. Schlecht and G. C. Verghese, Addison-Wesley (1991). For related applications, see U.S. Patent Application Publication No. 2008/0130321, entitled “Power Converter with Adaptively Optimized Controller and Method of Controlling the Same,” to Artusi, et al., published Jun. 5, 2008, U.S. Patent Application Publication No. 2008/0130322, entitled “Power System with Power Converters Having an Adaptive Controller,” to Artusi, et al., published Jun. 5, 2008, and U.S. Patent Application Publication No. 2008/0232141, entitled “Power System with Power Converters Having an Adaptive Controller,” to Artusi, et al., published Sep. 25, 2008. The aforementioned references are incorporated herein by reference in their entirety.


Also, although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. For example, many of the processes discussed above can be implemented in different methodologies and replaced by other processes, or a combination thereof.


Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods, and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

Claims
  • 1. A power adapter, comprising: a capacitor coupled to an input of said power adapter;a bleeder switch coupled in parallel with said capacitor;a detection circuit configured to sense an ac mains voltage at said input of said power adapter and turn on said bleeder switch upon detection of a loss of said ac mains voltage;a power converter including a power switch; anda disconnect switch configured to disconnect said ac mains voltage from said power converter when a signal from a load is a high value.
  • 2. The power adapter as recited in claim 1 wherein said capacitor is an X-capacitor.
  • 3. The power adapter as recited in claim 1 further comprising a bleeder resistor coupled in series with said bleeder switch.
  • 4. The power adapter as recited in claim 1 wherein said detection circuit is configured to detect said loss of said ac mains voltage by sensing a voltage across said capacitor with a peak detector.
  • 5. The power adapter as recited in claim 4 wherein said detection circuit is configured to detect said loss of said ac mains voltage by sensing a change of voltage across said peak detector in accordance with a coupling capacitor.
  • 6. The power adapter as recited in claim 1 wherein said detection circuit is configured to detect said loss of said ac mains voltage in accordance with a plurality of diodes adapted to sense both polarities of said ac mains voltage.
  • 7. The power adapter as recited in claim 1 wherein said power switch is configured to be controlled by a controller.
  • 8. The power adapter as recited in claim 1 wherein said power converter is a flyback converter.
  • 9. The power adapter as recited in claim 1 wherein said signal from said load is coupled to said disconnect switch through a signal-coupling capacitor.
  • 10. The power adapter as recited in claim 9 further comprising an oscillator coupled to said signal-coupling capacitor.
  • 11. The power adapter as recited in claim 10 further comprising a voltage doubler coupled to said oscillator and said signal-coupling capacitor.
  • 12. The power adapter as recited in claim 7 further comprising an inverter coupled to said bleeder switch.
  • 13. A power adapter, comprising: a rectifier;a power converter coupled to a dc side of said rectifier including a power switch; anda disconnect switch on said dc side of said rectifier configured to disconnect an ac mains voltage from said power converter in response to a signal from a load containing an independent power source, wherein said independent power source provides signal power for circuitry in said power adapter to enable said disconnect.
  • 14. The power adapter as recited in claim 13, further comprising: a capacitor coupled to an input of said power adapter;a bleeder switch coupled in parallel with said capacitor; anda detection circuit configured to sense said ac mains voltage at said input of said power adapter and turn on said bleeder switch upon detection of a loss of said ac mains voltage.
  • 15. The power adapter as recited in claim 13 wherein said power converter is a flyback converter.
  • 16. The power adapter as recited in claim 13 wherein said signal from said load is coupled to said disconnect switch through a signal-coupling capacitor.
  • 17. The power adapter as recited in claim 16 wherein said signal-coupling capacitor is a Y-capacitor.
  • 18. The power adapter as recited in claim 16 wherein said circuitry comprises an oscillator coupled to said signal-coupling capacitor.
  • 19. The power adapter as recited in claim 18 further comprising a voltage doubler coupled to said oscillator and said signal-coupling capacitor.
  • 20. The power adapter as recited in claim 13 wherein said disconnect switch is configured to connect said ac mains voltage to said power converter when said independent power source is unable to provide said signal power.
  • 21. A method of operating a power adapter including a power converter with a power switch, comprising: coupling a capacitor to an input of said power adapter;parallel-coupling a bleeder switch to said capacitor;sensing an ac mains voltage at said input of said power adapter;turning on said bleeder switch upon detection of a loss of said ac mains voltage; anddisconnecting said ac mains voltage from said power converter with a disconnect switch when a signal from a load is high.
  • 22. The method as recited in claim 21 wherein said sensing comprises sensing a change of voltage across said capacitor.
  • 23. The method as recited in claim 21 wherein said sensing is performed with a peak detector.
  • 24. The method as recited in claim 21 wherein said signal from a load is coupled to said disconnect switch through a signal-coupling capacitor.
  • 25. The method as recited in claim 21 wherein said disconnecting occurs on a dc side of a rectifier of said power adapter in response to said signal from said load, wherein said load comprises an independent power source that provides signal power to circuitry in said power adapter.
US Referenced Citations (428)
Number Name Date Kind
1376978 Stoekle May 1921 A
2473662 Pohm Jun 1949 A
3007060 Guenther Oct 1961 A
3346798 Dinger Oct 1967 A
3358210 Grossoehme Dec 1967 A
3433998 Woelber Mar 1969 A
3484562 Kronfeld Dec 1969 A
3553620 Cielo et al. Jan 1971 A
3602795 Gunn Aug 1971 A
3622868 Todt Nov 1971 A
3681679 Chung Aug 1972 A
3708742 Gunn Jan 1973 A
3708744 Stephens et al. Jan 1973 A
4019122 Ryan Apr 1977 A
4075547 Wroblewski Feb 1978 A
4202031 Hesler et al. May 1980 A
4257087 Cuk Mar 1981 A
4274071 Pfarre Jun 1981 A
4327348 Hirayama Apr 1982 A
4471423 Hase Sep 1984 A
4499481 Greene Feb 1985 A
4570174 Huang et al. Feb 1986 A
4577268 Easter et al. Mar 1986 A
4581691 Hock Apr 1986 A
4613841 Roberts Sep 1986 A
4636823 Margalit et al. Jan 1987 A
4660136 Montorefano Apr 1987 A
4770667 Evans et al. Sep 1988 A
4770668 Skoultchi et al. Sep 1988 A
4780653 Bezos et al. Oct 1988 A
4785387 Lee et al. Nov 1988 A
4799138 Chahabadi et al. Jan 1989 A
4803609 Gillett et al. Feb 1989 A
4823249 Garcia, II Apr 1989 A
4837496 Erdi Jun 1989 A
4853668 Bloom Aug 1989 A
4866367 Ridley et al. Sep 1989 A
4876638 Silva et al. Oct 1989 A
4887061 Matsumura Dec 1989 A
4899271 Seiersen Feb 1990 A
4903089 Hollis et al. Feb 1990 A
4922400 Cook May 1990 A
4962354 Visser et al. Oct 1990 A
4964028 Spataro Oct 1990 A
4999759 Cavagnolo et al. Mar 1991 A
5003277 Sokai et al. Mar 1991 A
5014178 Balakrishnan May 1991 A
5027264 DeDoncker et al. Jun 1991 A
5068756 Morris et al. Nov 1991 A
5106778 Hollis et al. Apr 1992 A
5126714 Johnson Jun 1992 A
5132888 Lo et al. Jul 1992 A
5134771 Lee et al. Aug 1992 A
5172309 DeDoncker et al. Dec 1992 A
5177460 Dhyanchand et al. Jan 1993 A
5182535 Dhyanchand Jan 1993 A
5204809 Andresen Apr 1993 A
5206621 Yerman Apr 1993 A
5208739 Sturgeon May 1993 A
5223449 Morris et al. Jun 1993 A
5225971 Spreen Jul 1993 A
5231037 Yuan et al. Jul 1993 A
5244829 Kim Sep 1993 A
5262930 Hua et al. Nov 1993 A
5282126 Hüsgen Jan 1994 A
5285396 Aoyama Feb 1994 A
5291382 Cohen Mar 1994 A
5303138 Rozman Apr 1994 A
5305191 Loftus, Jr. Apr 1994 A
5335163 Seiersen Aug 1994 A
5336985 McKenzie Aug 1994 A
5342795 Yuan et al. Aug 1994 A
5343140 Gegner Aug 1994 A
5353001 Meinel et al. Oct 1994 A
5369042 Morris et al. Nov 1994 A
5374887 Drobnik Dec 1994 A
5399968 Sheppard et al. Mar 1995 A
5407842 Morris et al. Apr 1995 A
5453923 Scalais et al. Sep 1995 A
5459652 Faulk Oct 1995 A
5468661 Yuan et al. Nov 1995 A
5477175 Tisinger et al. Dec 1995 A
5508903 Alexndrov Apr 1996 A
5523673 Ratliff et al. Jun 1996 A
5539630 Pietkiewicz et al. Jul 1996 A
5554561 Plumton Sep 1996 A
5555494 Morris Sep 1996 A
5581224 Yamaguchi Dec 1996 A
5610085 Yuan et al. Mar 1997 A
5624860 Plumton et al. Apr 1997 A
5663876 Newton et al. Sep 1997 A
5700703 Huang et al. Dec 1997 A
5712189 Plumton et al. Jan 1998 A
5719544 Vinciarelli et al. Feb 1998 A
5734564 Brkovic Mar 1998 A
5736842 Jovanovic Apr 1998 A
5742491 Bowman et al. Apr 1998 A
5747842 Plumton May 1998 A
5756375 Celii et al. May 1998 A
5760671 Lahr et al. Jun 1998 A
5783984 Keuneke Jul 1998 A
5784266 Chen Jul 1998 A
5804943 Kollman et al. Sep 1998 A
5815383 Lei Sep 1998 A
5815386 Gordon Sep 1998 A
5864110 Moriguchi et al. Jan 1999 A
5870299 Rozman Feb 1999 A
5880942 Leu Mar 1999 A
5886508 Jutras Mar 1999 A
5889298 Plumton et al. Mar 1999 A
5889660 Taranowski et al. Mar 1999 A
5900822 Sand et al. May 1999 A
5907481 Svärdsjö May 1999 A
5909110 Yuan et al. Jun 1999 A
5910665 Plumton et al. Jun 1999 A
5920475 Boylan et al. Jul 1999 A
5925088 Nasu Jul 1999 A
5929665 Ichikawa et al. Jul 1999 A
5933338 Wallace Aug 1999 A
5940287 Brkovic Aug 1999 A
5946207 Schoofs Aug 1999 A
5956245 Rozman Sep 1999 A
5956578 Weitzel et al. Sep 1999 A
5959850 Lim Sep 1999 A
5977853 Ooi et al. Nov 1999 A
5999066 Saito et al. Dec 1999 A
5999429 Brown Dec 1999 A
6003139 McKenzie Dec 1999 A
6008519 Yuan et al. Dec 1999 A
6011703 Boylan et al. Jan 2000 A
6038154 Boylan et al. Mar 2000 A
6046664 Weller et al. Apr 2000 A
6055166 Jacobs et al. Apr 2000 A
6060943 Jansen May 2000 A
6067237 Nguyen May 2000 A
6069798 Liu May 2000 A
6069799 Bowman et al. May 2000 A
6078510 Spampinato et al. Jun 2000 A
6084792 Chen et al. Jul 2000 A
6094038 Lethellier Jul 2000 A
6097046 Plumton Aug 2000 A
6125046 Jang et al. Sep 2000 A
6144187 Bryson Nov 2000 A
6147886 Wittenbreder Nov 2000 A
6156611 Lan et al. Dec 2000 A
6160721 Kossives et al. Dec 2000 A
6163466 Davila, Jr. et al. Dec 2000 A
6181231 Bartilson Jan 2001 B1
6188586 Farrington et al. Feb 2001 B1
6191964 Boylan et al. Feb 2001 B1
6208535 Parks Mar 2001 B1
6215290 Yang et al. Apr 2001 B1
6218891 Lotfi et al. Apr 2001 B1
6229197 Plumton et al. May 2001 B1
6262564 Kanamori Jul 2001 B1
6288501 Nakamura et al. Sep 2001 B1
6288920 Jacobs et al. Sep 2001 B1
6295217 Yang et al. Sep 2001 B1
6304460 Cuk Oct 2001 B1
6309918 Huang et al. Oct 2001 B1
6317021 Jansen Nov 2001 B1
6317337 Yasumura Nov 2001 B1
6320490 Clayton Nov 2001 B1
6323090 Zommer Nov 2001 B1
6325035 Codina et al. Dec 2001 B1
6344986 Jain et al. Feb 2002 B1
6345364 Lee Feb 2002 B1
6348848 Herbert Feb 2002 B1
6351396 Jacobs Feb 2002 B1
6356462 Jang et al. Mar 2002 B1
6362986 Schultz et al. Mar 2002 B1
6373727 Hedenskog et al. Apr 2002 B1
6373734 Martinelli Apr 2002 B1
6380836 Matsumoto et al. Apr 2002 B2
6388898 Fan et al. May 2002 B1
6392902 Jang et al. May 2002 B1
6396718 Ng et al. May 2002 B1
6400579 Cuk Jun 2002 B2
6414578 Jitaru Jul 2002 B1
6418039 Lentini et al. Jul 2002 B2
6438009 Assow Aug 2002 B2
6462965 Uesono Oct 2002 B1
6466461 Mao et al. Oct 2002 B2
6469564 Jansen Oct 2002 B1
6477065 Parks Nov 2002 B2
6483724 Blair et al. Nov 2002 B1
6489754 Blom Dec 2002 B2
6498367 Chang et al. Dec 2002 B1
6501193 Krugly Dec 2002 B1
6504321 Giannopoulos et al. Jan 2003 B2
6512352 Qian Jan 2003 B2
6525603 Morgan Feb 2003 B1
6539299 Chatfield et al. Mar 2003 B2
6545453 Glinkowski et al. Apr 2003 B2
6548992 Alcantar et al. Apr 2003 B1
6549436 Sun Apr 2003 B1
6552917 Bourdillon Apr 2003 B1
6563625 Athenstaedt et al. May 2003 B1
6570268 Perry et al. May 2003 B1
6580627 Toshio Jun 2003 B2
6597592 Carsten Jul 2003 B2
6608468 Sula Aug 2003 B2
6611132 Nakagawa et al. Aug 2003 B2
6614206 Wong et al. Sep 2003 B1
6654259 Koshita et al. Nov 2003 B2
6661276 Chang Dec 2003 B1
6668296 Dougherty et al. Dec 2003 B1
6674658 Mao et al. Jan 2004 B2
6683797 Zaitsu et al. Jan 2004 B2
6687137 Yasumura Feb 2004 B1
6696910 Nuytkens et al. Feb 2004 B2
6731486 Holt et al. May 2004 B2
6741099 Krugly May 2004 B1
6751106 Zhang et al. Jun 2004 B2
6753723 Zhang Jun 2004 B2
6765810 Perry Jul 2004 B2
6775159 Webb et al. Aug 2004 B2
6784644 Xu et al. Aug 2004 B2
6804125 Brkovic Oct 2004 B2
6813170 Yang Nov 2004 B2
6831847 Perry Dec 2004 B2
6856149 Yang Feb 2005 B2
6862194 Yang et al. Mar 2005 B2
6867678 Yang Mar 2005 B2
6867986 Amei Mar 2005 B2
6873237 Chandrasekaran et al. Mar 2005 B2
6882548 Jacobs et al. Apr 2005 B1
6906934 Yang et al. Jun 2005 B2
6943553 Zimmermann et al. Sep 2005 B2
6944033 Xu et al. Sep 2005 B1
6977824 Yang et al. Dec 2005 B1
6980077 Chandrasekaran et al. Dec 2005 B1
6982887 Batarseh et al. Jan 2006 B2
7009486 Goeke et al. Mar 2006 B1
7012414 Mehrotra et al. Mar 2006 B1
7016204 Yang et al. Mar 2006 B2
7026807 Anderson et al. Apr 2006 B2
7034586 Mehas et al. Apr 2006 B2
7034647 Yan et al. Apr 2006 B2
7046523 Sun et al. May 2006 B2
7061358 Yang Jun 2006 B1
7072189 Kim Jul 2006 B2
7075799 Qu Jul 2006 B2
7076360 Ma Jul 2006 B1
7095638 Uusitalo Aug 2006 B2
7098640 Brown Aug 2006 B2
7099163 Ying Aug 2006 B1
7136293 Petkov et al. Nov 2006 B2
7148669 Maksimovic et al. Dec 2006 B2
7170268 Kim Jan 2007 B2
7176662 Chandrasekaran Feb 2007 B2
7209024 Nakahori Apr 2007 B2
7269038 Shekhawat et al. Sep 2007 B2
7280026 Chandrasekaran et al. Oct 2007 B2
7285807 Brar et al. Oct 2007 B2
7298118 Chandrasekaran Nov 2007 B2
7301785 Yasumura Nov 2007 B2
7312686 Bruno Dec 2007 B2
7321283 Mehrotra et al. Jan 2008 B2
7332992 Iwai Feb 2008 B2
7339208 Brar et al. Mar 2008 B2
7339801 Yasumura Mar 2008 B2
7348612 Sriram et al. Mar 2008 B2
7360004 Dougherty et al. Apr 2008 B2
7362592 Yang et al. Apr 2008 B2
7362593 Yang et al. Apr 2008 B2
7375607 Lee et al. May 2008 B2
7385375 Rozman Jun 2008 B2
7386404 Cargonja et al. Jun 2008 B2
7417875 Chandrasekaran et al. Aug 2008 B2
7427910 Mehrotra et al. Sep 2008 B2
7431862 Mehrotra et al. Oct 2008 B2
7439556 Brar et al. Oct 2008 B2
7439557 Brar et al. Oct 2008 B2
7446512 Nishihara et al. Nov 2008 B2
7447049 Garner et al. Nov 2008 B2
7462891 Brar et al. Dec 2008 B2
7468649 Chandrasekaran Dec 2008 B2
7471523 Yang Dec 2008 B2
7489225 Dadafshar Feb 2009 B2
7499295 Indika de Silva et al. Mar 2009 B2
7541640 Brar et al. Jun 2009 B2
7554430 Mehrotra et al. Jun 2009 B2
7558037 Gong et al. Jul 2009 B1
7558082 Jitaru Jul 2009 B2
7567445 Coulson et al. Jul 2009 B2
7630219 Lee Dec 2009 B2
7633369 Chandrasekaran et al. Dec 2009 B2
7663183 Brar et al. Feb 2010 B2
7667986 Artusi et al. Feb 2010 B2
7675758 Artusi et al. Mar 2010 B2
7675759 Artusi et al. Mar 2010 B2
7675764 Chandrasekaran et al. Mar 2010 B2
7715217 Manabe et al. May 2010 B2
7733679 Luger et al. Jun 2010 B2
7746041 Xu et al. Jun 2010 B2
7778050 Yamashita Aug 2010 B2
7778051 Yang Aug 2010 B2
7787264 Yang Aug 2010 B2
7791903 Zhang Sep 2010 B2
7795849 Sohma Sep 2010 B2
7813101 Morikawa Oct 2010 B2
7847535 Meynard et al. Dec 2010 B2
7889517 Artusi et al. Feb 2011 B2
7906941 Jayaraman et al. Mar 2011 B2
7940035 Yang May 2011 B2
7965528 Yang et al. Jun 2011 B2
8134443 Chandrasekaran et al. Mar 2012 B2
8179699 Tumminaro et al. May 2012 B2
8278889 Tataeishi Oct 2012 B2
20010020886 Matsumo et al. Sep 2001 A1
20010024373 Cuk Sep 2001 A1
20020057080 Telefus et al. May 2002 A1
20020101741 Brkovic Aug 2002 A1
20020110005 Mao et al. Aug 2002 A1
20020114172 Webb et al. Aug 2002 A1
20020167385 Ackermann Nov 2002 A1
20030026115 Miyazaki Feb 2003 A1
20030030422 Sula Feb 2003 A1
20030063483 Carsten Apr 2003 A1
20030063484 Carsten Apr 2003 A1
20030076079 Alcantar et al. Apr 2003 A1
20030086279 Bourdillon May 2003 A1
20030197585 Chandrasekaran et al. Oct 2003 A1
20030198067 Sun et al. Oct 2003 A1
20040017689 Zhang et al. Jan 2004 A1
20040032754 Yang Feb 2004 A1
20040034555 Dismukes et al. Feb 2004 A1
20040064621 Dougherty et al. Apr 2004 A1
20040148047 Dismukes et al. Jul 2004 A1
20040156220 Kim et al. Aug 2004 A1
20040200631 Chen Oct 2004 A1
20040217794 Strysko Nov 2004 A1
20050024179 Chandrasekaran et al. Feb 2005 A1
20050046404 Uusitalo Mar 2005 A1
20050052224 Yang et al. Mar 2005 A1
20050052886 Yang et al. Mar 2005 A1
20050245658 Mehrotra et al. Nov 2005 A1
20050254266 Jitaru Nov 2005 A1
20050254268 Reinhard et al. Nov 2005 A1
20050281058 Batarseh et al. Dec 2005 A1
20050286270 Petkov et al. Dec 2005 A1
20060006975 Jitaru et al. Jan 2006 A1
20060006976 Bruno Jan 2006 A1
20060007713 Brown Jan 2006 A1
20060038549 Mehrotra et al. Feb 2006 A1
20060038649 Mehrotra et al. Feb 2006 A1
20060038650 Mehrotra et al. Feb 2006 A1
20060091430 Sriram et al. May 2006 A1
20060109698 Qu May 2006 A1
20060187684 Chandrasekaran et al. Aug 2006 A1
20060197510 Chandrasekaran Sep 2006 A1
20060198173 Rozman Sep 2006 A1
20060226477 Brar et al. Oct 2006 A1
20060226478 Brar et al. Oct 2006 A1
20060227576 Yasumura Oct 2006 A1
20060237968 Chandrasekaran Oct 2006 A1
20060255360 Brar et al. Nov 2006 A1
20060271315 Cargonja et al. Nov 2006 A1
20070007945 King et al. Jan 2007 A1
20070010298 Chang Jan 2007 A1
20070019356 Morikawa Jan 2007 A1
20070030717 Luger et al. Feb 2007 A1
20070041224 Moyse et al. Feb 2007 A1
20070045765 Brar et al. Mar 2007 A1
20070058402 Shekhawat et al. Mar 2007 A1
20070069286 Brar et al. Mar 2007 A1
20070114979 Chandrasekaran May 2007 A1
20070120953 Koga et al. May 2007 A1
20070121351 Zhang et al. May 2007 A1
20070159857 Lee Jul 2007 A1
20070206523 Huynh et al. Sep 2007 A1
20070222463 Qahouq et al. Sep 2007 A1
20070241721 Weinstein et al. Oct 2007 A1
20070274106 Coulson et al. Nov 2007 A1
20070274107 Garner et al. Nov 2007 A1
20070296028 Brar et al. Dec 2007 A1
20070296383 Xu Dec 2007 A1
20070298559 Brar et al. Dec 2007 A1
20070298564 Brar et al. Dec 2007 A1
20080024094 Nishihara et al. Jan 2008 A1
20080024259 Chandrasekaran et al. Jan 2008 A1
20080031021 Ros et al. Feb 2008 A1
20080037294 Indika de Silva et al. Feb 2008 A1
20080043503 Yang Feb 2008 A1
20080054874 Chandrasekaran et al. Mar 2008 A1
20080080219 Sohma Apr 2008 A1
20080111657 Mehrotra et al. May 2008 A1
20080130321 Artusi et al. Jun 2008 A1
20080130322 Artusi et al. Jun 2008 A1
20080137381 Beasley Jun 2008 A1
20080150666 Chandrasekaran et al. Jun 2008 A1
20080205104 Lev et al. Aug 2008 A1
20080224812 Chandrasekaran Sep 2008 A1
20080232141 Artusi et al. Sep 2008 A1
20080298106 Tataeishi Dec 2008 A1
20080310190 Chandrasekaran et al. Dec 2008 A1
20080315852 Jayaraman et al. Dec 2008 A1
20080316779 Jayaraman et al. Dec 2008 A1
20090002054 Tsunoda et al. Jan 2009 A1
20090027926 Yang et al. Jan 2009 A1
20090046486 Lu et al. Feb 2009 A1
20090097290 Chandrasekaran Apr 2009 A1
20090109711 Hsu Apr 2009 A1
20090257250 Liu Oct 2009 A1
20090273957 Feldtkeller Nov 2009 A1
20090284994 Lin et al. Nov 2009 A1
20090310388 Yang Dec 2009 A1
20090315530 Baranwal Dec 2009 A1
20100091522 Chandrasekaran et al. Apr 2010 A1
20100123486 Berghegger May 2010 A1
20100149838 Artusi et al. Jun 2010 A1
20100164443 Tumminaro et al. Jul 2010 A1
20100182806 Garrity et al. Jul 2010 A1
20100188876 Garrity et al. Jul 2010 A1
20100254168 Chandrasekaran Oct 2010 A1
20100321958 Brinlee et al. Dec 2010 A1
20100321964 Brinlee et al. Dec 2010 A1
20110038179 Zhang Feb 2011 A1
20110089917 Chen et al. Apr 2011 A1
20110134664 Berghegger Jun 2011 A1
20110149607 Jungreis et al. Jun 2011 A1
20110182089 Berghegger Jul 2011 A1
20110239008 Lam et al. Sep 2011 A1
20110241738 Tamaoka Oct 2011 A1
20110305047 Jungreis et al. Dec 2011 A1
20120243271 Berghegger Sep 2012 A1
20120294048 Brinlee Nov 2012 A1
Foreign Referenced Citations (14)
Number Date Country
101141099 Mar 2008 CN
101202509 Jun 2008 CN
201252294 Jun 2009 CN
10310361 Sep 2004 DE
0 665 634 Jan 1994 EP
57097361 Jun 1982 JP
3-215911 Sep 1991 JP
2000-68132 Mar 2000 JP
8700991 Feb 1987 WO
WO8700991 Feb 1987 WO
WO 2010083511 Jul 2010 WO
WO 2010083514 Jul 2010 WO
WO 2010114914 Oct 2010 WO
WO 2011116225 Sep 2011 WO
Non-Patent Literature Citations (61)
Entry
Freescale Semiconductor, “Implementing a Digital AC/DC Switched-Mode Power Supply using a 56F8300 Digital Signal Controller,” Application Note AN3115, Aug. 2005, 24 pp., Chandler, AZ.
Chhawchharia, P., et al., “On the Reduction of Component Count in Switched Capacitor DC/DC Convertors,” Hong Kong Polytechnic University, IEEE, 1997, Hung Hom, Kowloon, Hong King, pp. 1395-1401.
Kuwabara, K., et al., “Switched-Capacitor DC-DC Converters,” Fujitsu Limited, IEEE, 1988, Kawasaki, Japan, pp. 213-218.
Maxim, Application Note 725, www.maxim-ic.com/an725, Maxim Integrated Products, Nov. 29, 2001, 8 pages.
National Semiconductor Corporation, “LMC7660 Switched Capacitor Voltage Converter,” www.national.com, Apr. 1997, 12 pages.
National Semiconductor Corporation, “LM2665 Switched Capacitor Voltage Converter,” www.national.com, Sep. 2005, 9 pages.
Texas Instruments Incorporated, “LT1054, LT1054Y Switched-Capacitor Voltage Converters With Regulators,” SLVS033C, Feb. 1990—Revised Jul. 1998, 25 pages.
Vallamkonda, S., “Limitations of Switching Voltage Regulators,” A Thesis in Electrical Engineering, Texas Tech University, May 2004, 89 pages.
Xu, M., et al., “Voltage Divider and its Application in the Two-stage Power Architecture,” Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, IEEE, 2006, Blacksburg, Virginia, pp. 499-505.
Ajram, S., et al., “Ultrahigh Frequency DC-to-DC Converters Using GaAs Power Switches,” IEEE Transactions on Power Electronics, Sep. 2001, pp. 594-602, vol. 16, No. 5, IEEE, Los Alamitos, CA.
“AN100: Application Note using Lx100 Family of High Performance N-Ch JFET Transistors,” AN100.Rev 1.01, Sep. 2003, 5 pp., Lovoltech, Inc., Santa Clara, CA.
“AN101A: Gate Drive Network for a Power JFET,” AN101A.Rev 1.2, Nov. 2003, 2 pp., Lovoltech, Inc., Santa Clara, CA.
“AN108: Applications Note: How to Use Power JFETs® and MOSFETs Interchangeably in Low-Side Applications,” Rev. 1.0.1, Feb. 14, 2005, 4 pp., Lovoltech, Inc., Santa Clara, CA.
Balogh, L., et al., “Power-Factor Correction with Interleaved Boost Converters in Continuous-Inductor-Current Mode,” IEEE Proceedings of APEC, pp. 168-174, 1993, IEEE, Los Alamitos, CA.
Biernacki, J., et al., “Radio Frequency DC-DC Flyback Converter,” Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, Aug. 8-11, 2000, pp. 94-97, vol. 1, IEEE, Los Alamitos, CA.
Chen, W., et al., “Design of High Efficiency, Low Profile, Low Voltage Converter with Integrated Magnetics,” Proceedings of 1997 IEEE Applied Power Electronics Conference (APEC '97), 1997, pp. 911-917, IEEE, Los Alamitos, CA.
Chen, W., et al., “Integrated Planar Inductor Scheme for Multi-module Interleaved Quasi-Square-Wave (QSW) DC/DC Converter,” 30th Annual IEEE Power Electronics Specialists Conference (PESC '99), 1999, pp. 759-762, vol. 2, IEEE, Los Alamitos, CA.
Curtis, K., “Advances in Microcontroller Peripherals Facilitate Current-Mode for Digital Power Supplies,” Digital Power Forum '06, 4 pp., Sep. 2006, Darnell Group, Richardson, TX.
Eisenbeiser, K., et al., “Manufacturable GaAs VFET for Power Switching Applications,” IEEE Electron Device Letters, Apr. 2000, pp. 144-145, vol. 21, No. 4, IEEE.
Gaye, M., et al., “A 50-100MHz 5V to -5V, 1W Cuk Converter Using Gallium Arsenide Power Switches,” ISCAS 2000—IEEE International Symposium on Circuits and Systems, May 28-31, 2000, pp. I-264-I-267, vol. 1, IEEE, Geneva, Switzerland.
Goldberg, A.F., et al., “Issues Related to 1-10-MHz Transformer Design,” IEEE Transactions on Power Electronics, Jan. 1989, pp. 113-123, vol. 4, No. 1, IEEE, Los Alamitos, CA.
Goldberg, A.F., et al., “Finite-Element Analysis of Copper Loss in 1-10-MHz Transformers,” IEEE Transactions on Power Electronics, Apr. 1989, pp. 157-167, vol. 4, No. 2, IEEE, Los Alamitos, CA.
Jitaru, I.D., et al., “Quasi-Integrated Magnetic an Avenue for Higher Power Density and Efficiency in Power Converters,” 12th Annual Applied Power Electronics Conference and Exposition, Feb. 23-27, 1997, pp. 395-402, vol. 1, IEEE, Los Alamitos, CA.
Kollman, R., et al., “10 MHz PWM Converters with GaAs VFETs,” IEEE 11th Annual Applied Power Electronics Conference and Exposition, Mar. 1996, pp. 264-269, vol. 1, IEEE.
Lee, P.-W., et al., “Steady-State Analysis of an Interleaved Boost Converter with Coupled Inductors,” IEEE Transactions on Industrial Electronics, Aug. 2000, pp. 787-795, vol. 47, No. 4, IEEE, Los Alamitos, CA.
Lenk, R., “Introduction to the Tapped Buck Converter,” PCIM 2000, HFPC 2000 Proceedings, Oct. 2000, pp. 155-166.
Liu, W., “Fundamentals of III-V Devices: HBTs, MESFETs, and HFETs/HEMTs,” §5-5: Modulation Doping, 1999, pp. 323-330, John Wiley & Sons, New York, NY.
Maksimović, D., et al., “Switching Converters with Wide DC Conversion Range,” IEEE Transactions on Power Electronics, Jan. 1991, pp. 151-157, vol. 6, No. 1, IEEE, Los Alamitos, CA.
Middlebrook, R.D., “Transformerless DC-to-DC Converters with Large Conversion Ratios,” IEEE Transactions on Power Electronics, Oct. 1988, pp. 484-488, vol. 3, No. 4, IEEE, Los Alamitos, CA.
Miwa, B.A., et al., “High Efficiency Power Factor Correction Using Interleaving Techniques,” IEEE Proceedings of APEC, 1992, pp. 557-568, IEEE, Los Alamitos, CA.
Nguyen, L.D., et al., “Ultra-High-Speed Modulation-Doped Field-Effect Transistors: A Tutorial Review,” Proceedings of the IEEE, Apr. 1992, pp. 494-518, vol. 80, No. 4, IEEE.
Niemela, V.A., et al., “Comparison of GaAs and Silicon Synchronous Rectifiers in a 3.3V Out, 50W DC-DC Converter,” 27th Annual IEEE Power Electronics Specialists Conference, Jun. 1996, pp. 861-867, vol. 1, IEEE.
Ninomiya, T., et al., “Static and Dynamic Analysis of Zero-Voltage-Switched Half-Bridge Converter with PWM Control,” Proceedings of 1991 IEEE Power Electronics Specialists Conference (PESC '91), 1991, pp. 230-237, IEEE, Los Alamitos, CA.
O'Meara, K., “A New Output Rectifier Configuration Optimized for High Frequency Operation,” Proceedings of 1991 High Frequency Power Conversion (HFPC '91) Conference, Jun. 1991, pp. 219-225, Toronto, CA.
Peng, C., et al., “A New Efficient High Frequency Rectifier Circuit,” Proceedings of 1991 High Frequency Power Conversion (HFPC '91) Conference, Jun. 1991, pp. 236-243, Toronto, CA.
Pietkiewicz, A., et al. “Coupled-Inductor Current-Doubler Topology in Phase-Shifted Full-Bridge. DC-DC Converter,” 20th International Telecommunications Energy Conference (INTELEC), Oct. 1998, pp. 41-48, IEEE, Los Alamitos, CA.
Plumton, D.L., et al., “A Low On-Resistance High-Current GaAs Power VFET,” IEEE Electron Device Letters, Apr. 1995, pp. 142-144, vol. 16, No. 4, IEEE.
Rajeev, M., “An Input Current Shaper with Boost and Flyback Converter Using Integrated Magnetics,” Power Electronics and Drive Systems, 5th International Conference on Power Electronics and Drive Systems 2003, Nov. 17-20, 2003, pp. 327-331, vol. 1, IEEE, Los Alamitos, CA.
Rico, M., et al., “Static and Dynamic Modeling of Tapped-Inductor DC-to-DC Converters,” 1987, pp. 281-288, IEEE, Los Alamitos, CA.
Severns, R., “Circuit Reinvention in Power Electronics and Identification of Prior Work,” Proceedings of 1997 IEEE Applied Power Electronics Conference (APEC '97), 1997, pp. 3-9, IEEE, Los Alamitos, CA.
Severns, R., “Circuit Reinvention in Power Electronics and Identification of Prior Work,” IEEE Transactions on Power Electronics, Jan. 2001, pp. 1-7, vol. 16, No. 1, IEEE, Los Alamitos, CA.
Sun, J., et al., “Unified Analysis of Half-Bridge Converters with Current-Doubler Rectifier,” Proceedings of 2001 IEEE Applied Power Electronics Conference, 2001, pp. 514-520, IEEE, Los Alamitos, CA.
Sun, J., et al., “An Improved Current-Doubler Rectifier with Integrated Magnetics,” 17th Annual Applied Power Electronics Conference and Exposition (APEC), 2002, pp. 831-837, vol. 2, IEEE, Dallas, TX.
Thaker, M., et al., “Adaptive/Intelligent Control and Power Management Reduce Power Dissipation and Consumption,” Digital Power Forum '06, 11 pp., Sep. 2006, Darnell Group, Richardson, TX.
Wei, J., et al., “Comparison of Three Topology Candidates for 12V VRM,” IEEE APEC, 2001, pp. 245-251, IEEE, Los Alamitos, CA.
Weitzel, C.E., “RF Power Devices for Wireless Communications,” 2002 IEEE MTT-S CDROM, 2002, pp. 285-288, paper TU4B-1, IEEE, Los Alamitos, CA.
Williams, R., “Modern GaAs Processing Methods,” 1990, pp. 66-67, Artech House, Inc., Norwood, MA.
Wong, P.-L., et al., “Investigating Coupling Inductors in the Interleaving QSW VRM,” 15th Annual Applied Power Electronics Conference and Exposition (APEC 2000), Feb. 2000, pp. 973-978, vol. 2, IEEE, Los Alamitos, CA.
Xu, P., et al., “Design and Performance Evaluation of Multi-Channel Interleaved Quasi-Square-Wave Buck Voltage Regulator Module,” HFPC 2000 Proceedings, Oct. 2000, pp. 82-88.
Xu, P., et al., “Design of 48 V Voltage Regulator Modules with a Novel Integrated Magnetics,” IEEE Transactions on Power Electronics, Nov. 2002, pp. 990-998, vol. 17, No. 6, IEEE, Los Alamitos, CA.
Xu, P., et al., “A Family of Novel Interleaved DC/DC Converters for Low-Voltage High-Current Voltage Regulator Module Applications,” IEEE Power Electronics Specialists Conference, Jun. 2001, pp. 1507-1511, IEEE, Los Alamitos, CA.
Xu, P., et al., “A Novel Integrated Current Doubler Rectifier,” IEEE 2000 Applied Power Electronics Conference, Mar. 2000, pp. 735-740, IEEE, Los Alamitos, CA.
Yan, L., et al., “Integrated Magnetic Full Wave Converter with Flexible Output Inductor,” 17th Annual Applied Power Electronics Conference and Exposition (APEC), 2002, pp. 824-830, vol. 2, IEEE, Dallas, TX.
Yan, L., et al., “Integrated Magnetic Full Wave Converter with Flexible Output Inductor,” IEEE Transactions on Power Electronics, Mar. 2003, pp. 670-678, vol. 18, No. 2, IEEE, Los Alamitos, CA.
Zhou, X., et al., “A High Power Density, High Efficiency and Fast Transient Voltage Regulator Module with a Novel Current Sensing and Current Sharing Technique,” IEEE Applied Power Electronics Conference, Mar. 1999, pp. 289-294, IEEE, Los Alamitos, CA.
Zhou, V., et al., “Investigation of Candidate VRM Topologies for Future Microprocessors,” IEEE Applied Power Electronics Conference, Mar. 1998, pp. 145-150, IEEE, Los Alamitos, CA.
Freescale Semiconductor, “Design of a Digital AC/DC SMPS using the 56F8323 Device, Designer Reference Manual, 56800E 16-bit Digital Signal Controllers”, DRM074, Rev. 0, Aug. 2005 (108 pages).
Freescale Semiconductor, “56F8323 Evaluation Module User Manual, 56F8300 16-bit Digital Signal Controllers”, MC56F8323EVMUM, Rev. 2, Jul. 2005 (72 pages).
Freescale Semiconductor, “56F8323/56F8123 Data Sheet Preliminary Technical Data, 56F8300 16-bit Digital Signal Controllers,” MC56F8323 Rev. 17, Apr. 2007 (140 pages).
Power Integrations, Inc., “TOP200-4/14 TOPSwitch® Family Three-terminal Off-line PWM Switch,” Internet Citation http://www.datasheet4u.com/.download.php?id=311769, Jul. 1996, XP002524650, pp. 1-16.
Bill Andreycak, Active Clamp and Reset Technique Enhances Forward Converter Performance, Oct. 1994, Texas Instruments, 19 pages.
Related Publications (1)
Number Date Country
20100321964 A1 Dec 2010 US