1. Field of the Invention
The present invention relates in general to the field of electronics and lighting, and more specifically to a system and method to controlling and/or providing power to current regulated light sources, such as light emitting diode light sources.
2. Description of the Related Art
Commercially practical incandescent light bulbs have been available for over 100 years. However, other light sources show promise as commercially viable alternatives to the incandescent light bulb. LEDs are becoming particularly attractive as main stream light sources in part because of energy savings through high efficiency light output, long life, and environmental incentives such as the reduction of mercury.
LEDs are semiconductor devices and are driven by direct current. The brightness of the LED varies in direct proportion to the current flowing through the LED. Thus, increasing current supplied to an LED increases the brightness of the LED and decreasing current supplied to the LED dims the LED.
The controller 106 is, for example, a Supertex HV9910B integrated circuit controller available from Supertex, Inc. of Sunnyvale, Calif. The supply voltage VC1 can vary from, for example, 8V to 450V. Controller 106 incorporates an internal voltage regulator to operate directly from the DC supply voltage VC. The controller 106 provides a gate drive signal from the GATE output node to the n-channel metal oxide semiconductor field effect transistor (MOSFET) Q1. Controller 106 modulates the gate drive signal and, thus, the conductivity of MOSFET Q1 to provide a constant current to switching LED system 104. Controller 106 modifies the average resistance of MOSFET Q1 by varying a duty cycle of a pulse width modulated gate drive signal VGATE. Resistor R1 and capacitor C3 provide external connections for controller 106 to the ground reference.
Controller 106 generates and uses feedback to maintain a constant current TEED. Controller 106 receives a current feedback signal Vfb representing a feedback voltage Vfb sensed across sense resistor R2. The feedback voltage Vfb is directly proportional to the LED current iLED in LEDs 108. If the feedback voltage Vfb exceeds a predetermined reference corresponding to a desired LED current, the controller 106 responds to the feedback voltage Vfb by decreasing the duty cycle of gate drive signal GATE to increase the average resistance of MOSFET Q1 over time. If the feedback voltage Vfb is less than a predetermined reference corresponding to the desired LED current, the controller 106 responds to the feedback voltage Vfb by increasing the duty cycle of gate drive signal VGATE to decrease the average resistance of MOSFET Q1 over time.
The switching LED system 104 includes a chain of one or more, serially connected LEDs 108. When the MOSFET Q1 is “on”, i.e. conductive, diode D1 is reversed bias and, current iLED flows through the LEDs and charges inductor L1. When the MOSFET Q1 is “off”, i.e. nonconductive, the voltage across inductor L1 changes polarity, and diode D1 creates a current path for the LED current iLED. The inductor L1 is chosen so as to store enough energy to maintain a constant current iLED when MOSFET Q1 is “off”.
PFC and output voltage controller 214 controls PFC switch 208 so as to provide power factor correction and regulate the output voltage Vc of switching power converter 202. The goal of power factor correction technology is to make the switching power converter 202 appear resistive to the voltage source 101. Thus, the PFC and output voltage controller 214 attempts to control the inductor current iL so that the average inductor current iL is linearly and directly related to the primary supply voltage Vx. The PFC and output voltage controller 214 supplies a pulse width modulated (PWM) control signal CS0 to control the conductivity of switch 208. In at least one embodiment, switch 208 is a field effect transistor (FET), and control signal CS0 is the gate voltage of switch 208. The values of the pulse width and duty cycle of control signal CSo depend on two feedback signals, namely, the primary supply voltage Vx and the capacitor voltage/output voltage Vc. Output voltage Vc is also commonly referred to as a “link voltage”.
To convert the input voltage Vx into a power factor corrected output voltage Vc, PFC and output voltage controller 214 modulates the conductivity of PFC switch 208. To regulate the amount of energy transferred and maintain a power factor close to one, PFC and output voltage controller 214 varies the period of control signal CS0 so that the input current iL tracks the changes in input voltage Vx and holds the output voltage VC constant. Thus, as the input voltage Vx increases, PFC and output voltage controller 214 increases the period TT of control signal CS0, and as the input voltage Vx decreases, PFC and output voltage controller 214 decreases the period of control signal CS0. At the same time, the pulse width (PW) of control signal CS0 is adjusted to maintain a constant duty cycle of control signal CS0, and, thus, hold the output voltage VC constant. The inductor current iL ramps ‘up’ when the switch 208 conducts, i.e. is “ON”. The inductor current iL ramps down when switch 208 is nonconductive, i.e. is “OFF”, and supplies inductor current iL to recharge capacitor 206. The time period during which inductor current iL ramps down is commonly referred to as the “inductor flyback time”. Diode 211 prevents reverse current flow into inductor 210. Inductor current iL is proportionate to the ‘on-time’ of switch 208. In at least one embodiment, the switching power converter 202 operates in discontinuous current mode, i.e. the inductor current iL ramp up time plus the inductor flyback time is less than the period of the control signal CS0, which controls the conductivity of switch 208. Prodić, Compensator Design and Stability Assessment for Fast Voltage Loops of Power Factor Correction Rectifiers, IEEE Transactions on Power Electronics, Vol. 22, No. 5, September 2007, pp. 1719-1729 (referred to herein as “Prodić”), describes an example of PFC and output voltage controller 214.
In at least one embodiment, the PFC and output voltage controller 214 updates the control signal CS0 at a frequency much greater than the frequency of input voltage Vx. The frequency of input voltage Vx is generally 50-60 Hz. The frequency 1/TT of control signal CS0 is, for example, between 20 kHz and 130 kHz. Frequencies at or above 20 kHz avoid audio frequencies and frequencies at or below 130 kHz avoids significant switching inefficiencies while still maintaining a good power factor of, for example between 0.9 and 1, and an approximately constant output voltage VC.
Capacitor 206 supplies stored energy to load 212 when diode 211 is reverse biased. The capacitor 206 is sufficiently large so as to maintain a substantially constant output voltage Vc, as established by a PFC and output voltage controller 214 (as discussed in more detail below). The output voltage Vc remains at a substantially constant target value during constant load conditions. However, as load conditions change, the output voltage Vc changes. The PFC and output voltage controller 214 responds to the changes in voltage Vc by adjusting the control signal CS0 to return the output voltage Vc to the target value. The PFC and output voltage controller 214 includes a small capacitor 215 to filter any high frequency signals from the primary supply voltage Vx.
PFC and output voltage controller 214 controls the process of switching power converter 202 so that a desired amount of energy is transferred to capacitor 206. The desired amount of energy depends upon the voltage and current requirements of load 212. To determine the amount of energy demand of load 212, the PFC and output voltage controller 214 includes a compensator 228. Compensator 228 determines a difference between a reference voltage VREF, which indicates a target voltage for output voltage Vc and the actual output voltage Vc sensed from node 222 and received as feedback from voltage loop 218. The compensator 228 generally utilizes technology, such as proportional integral (PI) type control, to respond to differences in the output voltage Vc relative to the reference voltage VREF. The PI control processes the error so that the PFC and output voltage controller 214 smoothly adjusts the output voltage Vc to avoid causing rapid fluctuations in the output voltage Vc in response to small error signals. The compensator 228 provides an output signal to the pulse width modulator (PWM) 230 to cause the PWM 230 to generate a control signal CS0 that drives switch 208.
An LED lighting system controller, such as controller 106, using a supply voltage that can vary from, for example, 8V to 450V generally requires a more expensive integrated circuit relative to an integrated circuit designed to operate at a fraction of the maximum supply voltage. Using a conventional PFC controller with feedback control, when the power demand of a load quickly decreases, the output voltage VC will momentarily increase while the PFC controller responds to output voltage feedback by lowering the output voltage. Conventional switching power converters using compensators generally respond relatively slowly to large changes in load power demand. Additionally, conventional PFC controllers often include large and relatively expensive electrolytic capacitors to accommodate voltage spikes.
In one embodiment of the present invention, a light emitting diode (LED) lighting system includes a power factor correction (PFC) and LED drive controller. The controller includes a digital signal processor, coupled to the LED feedback node and configured to: operate from a digital level supply voltage; generate a PFC control signal; and generate an LED current control signal. The controller further includes a first buffer, coupled to the processor, and configured to: operate from a medium level supply voltage. The medium level supply voltage is greater than the digital level supply voltage. The controller is further configured to receive the PFC control signal and convert the PFC control signal into a PFC switch control signal to control conductivity of a high voltage PFC switch. The controller further includes a second buffer, coupled to the processor, and configured to: operate from the medium level supply voltage; receive the LED current control signal; and convert the LED current control signal into an LED current control switch signal to control conductivity of a high voltage LED current control switch.
In another embodiment of the present invention, a method includes operating a digital signal processor of a power factor correction (PFC) and output voltage controller from a digital level supply voltage and generating a PFC control signal; and generating an LED current control signal. The method further includes operating a first buffer, coupled to the processor, from a medium level supply voltage. The medium level supply voltage is greater than the digital level supply voltage; receiving the PFC control signal. The method also includes converting the PFC control signal into a PFC switch control signal to control conductivity of a high voltage PFC switch and operating a second buffer, coupled to the processor, from the medium level supply voltage. The method further includes receiving the LED current control signal and converting the LED current control signal into an LED current control switch signal to control conductivity of a high voltage LED current control switch.
In a further embodiment of the present invention, a light emitting diode (LED) lighting system includes an LED lighting power system. During normal operation of the LED lighting system the LED lighting power system generates a first source voltage relative to a common voltage. The first source voltage is a link voltage. The LED lighting power system includes a switching power supply having a power factor correction (PFC) switch, wherein during normal operation of the LED lighting system, the PFC switch of the LED lighting power system operates at a current node voltage less than or equal to 0.1 times the first source voltage relative to the common voltage reference. The LED lighting power system also includes an LED current control switch, wherein during normal operation of the LED lighting system, the LED current control switch operates at a current node voltage less than or equal to 0.1 times the first source voltage relative to the common voltage reference. The LED lighting system further includes a PFC and output voltage controller coupled to conductivity control nodes of the first and LED drive current switches. During normal operation of the lighting control system, the controller operates from a second source voltage relative to the common voltage and controls conductivity of the PFC switch and the LED current control; and at least one LED coupled to the LED current control switch.
The present invention may be better understood, and its numerous objects, features and advantages made apparent to those skilled in the art by referencing the accompanying drawings. The use of the same reference number throughout the several figures designates a like or similar element.
A light emitting diode (LED) lighting system includes a PFC and output voltage controller and a LED lighting power system. The LED lighting power system operates from a primary supply voltage derived from a primary power supply. The controller operates from an auxiliary power source supply, which provides an auxiliary voltage less than a link voltage generated by the LED lighting power system relative to a common reference voltage at a common reference node. By utilizing a lower voltage, in at least one embodiment, the controller can be manufactured at a lower cost than a comparable controller supplied by the primary power supply utilized by the LED lighting power system. Additionally, during normal operation of the LED lighting system, a power factor correction (PFC) switch and an LED drive current switch of the LED lighting system, that respectively control power factor correction and LED drive current, are coupled to the common reference node and have control node-to-common node, absolute voltage that allows the controller to control the conductivity of the switches. In at least one embodiment, the PFC switch and the LED drive current switch each have a control node-to-common node, absolute voltage within 15% of the link voltage relative to the common reference voltage. Having a current node voltage within 15% of the absolute value of the link voltage relative to the common reference voltage allows the controller to effectively control the switches.
In at least one embodiment, the controller 305 is manufactured in a 12-20 Volt (“V”) complimentary metal oxide semiconductor (CMOS) integrated circuit process (“IC Process”), coupled to 200V-500V rated field effect transistors (FETs) external to the integrated circuit (IC) controller. This embodiment is a particularly cost-effective combination of technologies. In a further refinement of the preferred embodiment, the IC Process also includes 5V or lower transistors in the IC controller in addition to the 12V-20V transistors, allowing for dense digital designs. A digital controller, in 0.35 micron or finer process technology allows for a very small, cost effective, digital controller. A 12V-20V process allows for the appropriate driving of the gates of external high-voltage FETs. In at least one embodiment, the IC controller is controller 305 (
An LED lighting system that includes dimming capability can be subject to rapid changes in power demand by a switching LED system load. The switching LED system includes one or more light emitting diodes (LED(s)). For example, if the LED(s) are operating at full intensity and a dimming level of 15% of full intensity is requested, the power demand of the switching LED system is quickly and significantly reduced. In at least one embodiment, the LED lighting system utilizes feedforward control to allow the controller to concurrently modify power demand by the LED lighting power system and power demand of one or more switching LED systems. Thus, in at least one embodiment, the LED lighting system can quickly respond to the lower power demand by reducing power received from a power source, such as a mains source, and use a compensator, such as a proportional integral (PI) type control, to make relatively small corrections to maintain a desired LED lighting system output voltage.
Additionally, in at least one embodiment, the LED lighting system includes multiple switching LED systems, and each switching LED system includes at least one LED. In at least one embodiment, the LED lighting system utilizes a common current sense device to provide a common feedback signal to the controller representing current in at least two of the switching LED systems. In at least one embodiment, utilizing a common current sense device reduces a number of pins of the controller used for feedback and reduces a number of current sense devices.
Referring to
The auxiliary power supply 311 supplies power to controller 305. The auxiliary power supply 311 provides a supply voltage VAUX less than, such as approximately from 1% to 15%, the absolute value of the link voltage VC1. For example, in at least one embodiment, the nominal RMS primary supply voltage Vx is 110V, and the supply voltage VAUX is any value within the range of +1V to +15V, such as +1V, +3V, +5V, +12V, or +15V. Because controller 305 is powered by a relatively small supply voltage, controller 305 can be manufactured less expensively than a controller manufactured for higher supply voltages. The voltage VAUX is chosen commensurate with the required drive voltage of the external switch. For an FET, this voltage is typically around 12V. For a bipolar transistor, current drive would often be used, and the voltage would be 1V-2V.
During normal operation, the switching power converter 303 converts the primary supply voltage Vx into an output, link voltage VC1. In at least one embodiment, switching power converter 303 is a boost converter, i.e. link voltage VC1>Vx. For a particular dimming level, the switching power converter 303 provides an approximately constant current iLED to LED light source 308. The current iLED varies with dimming levels but, in at least one embodiment, is approximately constant for a particular dimming level. The switching power converter 303 includes switch 308 to control the input current iin so that the average input current iin is linearly and directly related to the primary supply voltage Vx, thereby making the switching power converter 303 appear resistive to voltage source 301. By controlling the input current iin, switch 308 also controls the value of link voltage VC1. During normal operation of the LED lighting system 300, the link voltage VC1 has an approximately constant value over time and, thus, approximates a DC voltage. In at least one embodiment, the switching LED system 304 includes one or more individual LEDs or one or more parallel coupled strings of LED(s) as, for example, described in more detail with reference to
Controller 305 generates PFC control signal CS1 to control the conductivity of switch 308. Controller 305 includes a buffer 307 to provide the drive current for PFC control signal CS1. Controller 305 generates a digital PFC control signal CS1D that is amplified by buffer 307 to generate PFC switch control signal CS1. Buffer 307 operates from a high side voltage supply rail of less than or equal to auxiliary voltage VAUX and from a low side voltage supply rail of common voltage Vcom. Controller 305 adjusts the pulse width of PFC control signal CS1 to increase as the primary supply voltage Vx increases and to decrease as primary supply voltage Vx decreases to provide power factor correction. Controller 305 maintains a duty cycle of PFC control signal CS1 while adjusting the pulse width of PFC control signal CS1 to maintain an approximately constant link voltage VC1. Controller 305 receives feedback signal Vx′ to detect the value of voltage Vx. Controller 305 also receives feedback signal VC1′ to detect the value of voltage VC1. Controller 305 uses the value of detected feedback signals Vx′ and VC1′ to adjust PFC control signal CS1 so that switching power converter 303 provides power factor correction and maintains an approximately constant link voltage VC1.
The controller 305 can be implemented to generate the PFC control signal CS1 in any of a variety of ways, such as the exemplary ways described in Melanson IV, Melanson V, and Melanson VII. The feedback signals Vx′ and VC1′ can be generated in any of a variety of ways, such as the exemplary ways described in Melanson V, Melanson VI, and Melanson VIII.
Controller 305 generates an LED current control switch signal CS2 to modulate the conductivity of LED drive current control switch 310. Controller 305 generates a digital LED current control signal CS2D that is amplified by buffer 309 to generate LED current control switch control signal CS2. Controller 305 includes a buffer 309 to provide the drive current for LED current control switch signal CS2. Buffer 309 operates from a high side voltage supply rail of less than or equal to auxiliary voltage VAUX and from a low side voltage supply rail of common voltage Vcom. In at least one embodiment, LED current control switch signal CS2 is a duty cycle modulated gate drive signal. The duty cycle modulated gate drive signal modulating the conductivity of switch 310 controls the LED current iLED supplied by switching power converter 303. The current iLED serves as the drive current for switching LED system 304. Adjusting the current iLED modifies the intensity of switching LED light system 304. The controller 305 modulates the conductivity of switch 310 so that an average LED current iLED causes each LED in the switching LED system 304 to illuminate at a desired intensity level. In a non-dimmed configuration of LED lighting system 300, the desired intensity level is, for example, the full (100%) rated intensity of the LED(s) of the switching LED system 304 or zero (0) intensity (off).
As subsequently described in more detail, to regulate the LED drive current iLED, the controller 305 receives a LED feedback signal LEDisense from a current sense device 314. In at least one embodiment, the feedback signal LEDisense is the current iLED or a scaled version of the current iLED. In another embodiment, the feedback signal LEDisense is a voltage that is directly proportional to the current iLED. The controller 305 responds to the feedback signal LEDisense by modifying the current delivered to the switching LED system 304 to maintain a desired LED current iLED and desired link voltage VC1. The current sense device 314 can be any device capable of sensing the LED current iLED. In at least one embodiment, current sense device 314 is a resistor, and the feedback signal LEDisense is a voltage sensed across the resistor. In at least one embodiment, the feedback signal sense is LEDisense is sensed by a magnetic current sensor in the proximity of current flowing through an inductor (such as inductor 606 of
In at least one embodiment, LED lighting system 300 can dim the LED(s) of switching LED system 304, i.e. adjust the intensity of the LED(s) of switching LED system 304, in response to a dimmer signal DV. The dimmer signal DV can be a digital dimming signal DV
In at least one embodiment, the dimmer signal DV represents a mapping of a conventional, duty cycle modified dimmer signal to predetermined values different than the dimming level represented by the dimmer output signal value. In at least one embodiment, a conventional dimmer 320 generates a dimming signal VDIM. The dimming signal VDIM is, for example, a duty cycle modified (i.e. phase-cut) analog signal whose duty cycle or phase angle represents a dimming level. Mapping system 322 includes a lighting output function that converts the dimmer levels indicated by dimming signal VDIM to a digital dimming signal DV
Controller 305 generates LED current control switch signal CS2 based on the value of the comparator 438 output signal Vcomp. In at least one embodiment, comparator output signal Vcomp is a voltage representing a logical “1” if the value of feedback signal LEDisense is greater than an analog value of dimmer signal DV
In switching LED system 610, inductor 612 is connected in series with LED(s) 602 to provide energy storage and filtering. Inductor 612 smoothes energy from LED current iLED to maintain an approximately constant current iLED when switch 310 conducts. Diode 614 allows continuing current flow when switch 310 opens. Although two specific embodiments of switching LED system 304 have been described, switching LED system 304 can be any switching LED system.
Spread spectrum system 900 includes a delta-sigma modulator 901. Delta-sigma modulator 901 includes an adder 902 that adds the current value of input signal TTarget to a negative value of the previous value of output signal TOUT to generate a difference signal TDiff. In at least one embodiment, spread spectrum system 900 is initialized as startup with output signal TOUT=0. The difference signal TDiff is processed by loop filter 904 to generate a loop filter output signal U.
The values of delta-sigma modulator output signal TOUT are randomized around the values of input signal TTarget. A random number generator 906 generates random output values of random signal RN that are multiplied by Δmax to generate random signal RN′. During each cycle of spread spectrum system 900, adder 910 adds the random signal RN′ to the loop filter output signal U, and quantizer 912 quantizes the sum of RN′ and U to generate the quantization output signal TOUT. Random Number Generator 906 has predetermined value ranges set by a range limiting value Δmax. In at least one embodiment, RN′ varies approximately 10%.
Delta-sigma modulator 901 can be any delta-sigma modulator such as any first order or multi-order delta-sigma modulator described in, for example, Understanding Delta-Sigma Data Converters by Schreier and Temes, IEEE Press, 2005, ISBN 0-471-46585-2 or as available from Cirrus Logic Inc. of Austin, Tex., U.S.A. The delta-sigma modulator 901 provides noise-shaping and seeks to consistently generate values of delta-sigma output signal TOUT that minimize the difference between output signal TOUT and difference signal TDiff. Thus, delta-sigma modulator 901 helps ensure that the average output signal TOUT equals the average input signal TTarget.
The power and control system 1000 utilizes feed forward control so that PFC controller 1004 can more rapidly respond to changing power demands of Switching LED system light source 304 due to dimming. When dimmer signal Dv indicates a change in the dimming level of light source 304, switching LED system controller 1006 responds to dimming signal Dv by decreasing the pulse width of duty cycle modulated LED current control switch signal CS2 to reduce the average values of current iLED. Decreasing current iLED reduces the power demand of light source 304.
Feed forward control allows PFC system controller 1004 to anticipate power demand changes of light source 304 due to, for example, dimming. The PFC system controller 1004 is configured to provide a specific output voltage link voltage VC1 for a specific dimming level. In at least one embodiment, the controller 1004 responds to comparison signal Vcomp, which indicates a change in requested dimming level and, thus, a change in power demand by light source 304 by proportionately changing the pulse width of LED current control switch signal CS2. In at least one embodiment, the dimmer signal Dv is provided directly to controller 1004 as shown by the dashed line 1008. However, providing dimmer signal Dv to controller 1004 may require an extra pin for controller 1002, which generally adds cost to controller 1002. Using feed forward control, the controller 1002 can concurrently modify power demand by the power factor correction control system 1004 and modify power supplied by the switching LED system controller 1006. The term “concurrently” includes short delays due to, for example, processing by controller 1006.
In accordance with changes in a dimming level indicated by the dimmer signal DV, in at least one embodiment, the PFC system controller 1004 includes a proportional integrator (PI) compensator 1010 that receives a feedback signal link voltage VC1 representing the link voltage VC1 and generates an output signal using a PI transfer function, such as the PI transfer function and system of Melanson IV. However, because the dimmer signal DV anticipates power demand by light source 304, the PFC controller 1004 can concurrently respond to dimming level changes and, the PI compensator 1010, in at least one embodiment, only makes power demand adjustments of, for example, 10% of the total power delivered by the power and control system 1000. Responding more rapidly to power demand changes in light source 304 allows switching power converter 402 to utilize a smaller capacitor value, such as 4.7 μF for capacitor 408 because increases of link voltage VC1 are reduced to within the operating characteristics of ceramic, polypropylene, and other capacitors that have advantageous properties relative to electrolytic capacitors such as better temperature characteristics because light source 304 tends to generate higher temperatures better suited for ceramic, polypropylene, and other higher temperature capacitors. In at least one embodiment, controller 1004 generates PFC control signal CS1 in the same manner as controller 305 so that the changes in the dimming level indicated by dimmer signal DV are commensurate with changes to the power (VC1·iin) delivered by switching power converter 402 while maintaining an approximately constant link voltage VC1.
The current sense elements 314.0, . . . , 314.N can be different or identical. Each current sense element 314.x provides a feedback signal LEDsense.x to controller 305. In at least one embodiment, controller 305 generates each control signal CS2x in the same manner as the generation of LED current control switch signal CS2 (
Referring to
In at least one embodiment, in a dimmable configuration, dimmer signal DV is used to indicate a dimming level for switching LED systems 304.0, . . . , 304.N. Comparator 438 compares the LEDisense feedback signal to the dimmer signal DV. Variations in the comparator output signal Vcomp occur at approximately the same time as the contribution of currents iLEDsense.0 and iLEDsense.N to the feedback signal LEDisense. Since controller 1208 generates control signals CS2.0 and CS2.N, the times at which currents iLEDsense.0 and iLEDsense.N will vary the comparator output signal Vcomp are also known by LED current detector 1210. By knowing which changes in comparator output signal Vcomp correspond to each particular current of switching LED systems 304.0, . . . , 304.N, controller 1208 can adjust each LED current control switch signal CS2.0 and CS2.N in response to the dimmer signal DV to dim the LEDs of switching LED systems 304.0 and 304.N to the dimming level indicated by dimmer signal DV. In at least one embodiment, controller 1208 generates each LED current control switch signal CS2.0, . . . , CS2.N in any manner described in conjunction with controller 305.
In at least one embodiment, the switching LED systems 304.0, . . . , 304.N are not dimmed. In this embodiment, LED current detector 1210 receives the feedback signal LEDisense directly. Since controller 1208 generates control signals CS2.0 and CS2.N, the times at which currents iLEDsense.0 and iLEDsense.N, LED current detector 1210 detects the contribution of currents iLEDsense.0 and iLEDsense.N during any of the respective times during which respective control signals CS2.0 and CS2.N are non-overlapping.
The lighting system 1500 also includes PFC and output voltage controller 1512, which in at least one embodiment is identical to controller 305. PFC and output voltage controller 1512 operates from at least two different voltages, which are lower than the high voltages 1510. Output buffers 307 and 309 operate between voltages VB and the common reference voltage. Voltage VB is less than or equal to auxiliary voltage VAUX and greater than or equal the digital voltage reference VD. The voltage VB is set to be sufficient to drive the gates of switches 1502 and 1504 and, thus, control the conductivity of switches 1502 and 1504. Voltage VB is referred to as a “medium level” supply voltage. In at least one embodiment, the medium level supply voltage is in the range of 8 V to 50 V.
The lighting system 1500 also includes a digital signal processor (DSP) 1514 to generate PFC control signal CS1D and LED current control signal CS2D. The DSP 1514 is coupled to an LED feedback node 1518. DSP 1514 operates between a digital supply voltage VD and the common reference voltage Vcom. The digital supply voltage VD is sufficient to operate the digital components of DSP 1504 and is, for example, in the range of 3 V to 8 V. A level shifter (LS) 1516 level shifts the digital PFC control signal CS1D and digital LED current control signal CS2D from DSP 1504 to a level sufficient to control the conductivity of respective buffers 307 and 309. The digital supply voltage VD can be a stepped down version of the auxiliary voltage VAUX generated internally by controller 1512.
Thus, although the controller 1512 operates from a digital voltage VD, and an auxiliary voltage VAUX and the switches operates from high voltages 1510, the lighting system 1500 has a common reference voltage Vcom to allow all the components of lighting system 1500 to work together. By operating from auxiliary voltage VAUX, the controller 1512 can be fabricated using lower cost fabrication techniques than a controller operating from the high voltages 1510.
Thus, in at least one embodiment, a LED lighting system controller operates from a supply voltage VAUX less than a link voltage VC1 generated by the LED lighting power system relative to a common reference voltage at a common reference node. By utilizing a lower voltage, in at least one embodiment, the controller can be manufactured at a lower cost than a comparable controller supplied by the primary power supply utilized by the LED lighting power system. Additionally, during normal operation of the LED lighting system, a power factor correction (PFC) switch and an LED drive current switch of the LED lighting system, that respectively control power factor correction and LED drive current, are coupled to the common reference node and have control node-to-common node, absolute voltage that allows the controller to control the conductivity of the switches. In at least one embodiment, the PFC switch and the LED drive current switch each have a control node-to-common node, absolute voltage within 15% of an absolute value of the link voltage relative to the common reference voltage. In at least one embodiment, the LED lighting system utilizes feed forward control to concurrently modify power demand by the LED lighting power system and power demand of one or more switching LED systems. In at least one embodiment, the LED lighting system utilizes a common current sense device to provide a common feedback signal to the controller representing current in at least two of the switching LED systems.
Although the present invention has been described in detail, it should be understood that various changes, substitutions and alterations can be made hereto without departing from the spirit and scope of the invention as defined by the appended claims.
This application is a continuation of application Ser. No. 12/047,262, filed Mar. 12, 2008, now U.S. Pat. No. 7,804,256 which claims the benefit of Application No. 60/894,295, filed Mar. 12, 2007, and Application No. 60/909,458, filed Apr. 1, 2007, which are incorporated herein by reference in their entireties. This application claims the benefit under 35 U.S.C. §119(e) and 37 C.F.R. §1.78 of U.S. Provisional Application No. 60/894,295, filed Mar. 12, 2007 and entitled “Lighting Fixture.” U.S. Provisional Application No. 60/894,295 includes exemplary systems and methods and is incorporated by reference in its entirety. U.S. Provisional Application No. 60/909,458, entitled “Ballast for Light Emitting Diode Light Sources,” inventor John L. Melanson, and filed on Apr. 1, 2007 describes exemplary methods and systems and is incorporated by reference in its entirety. U.S. patent application Ser. No. 12/047,249, entitled “Ballast for Light Emitting Diode Light Sources,” inventor John L. Melanson, and filed on Mar. 12, 2008 describes exemplary methods and systems and is incorporated by reference in its entirety. U.S. patent application Ser. No. 11/926,864, entitled “Color Variations in a Dimmable Lighting Device with Stable Color Temperature Light Sources,” inventor John L. Melanson, and filed on Mar. 31, 2007 describes exemplary methods and systems and is incorporated by reference in its entirety. U.S. Provisional Application No. 60/909,457, entitled “Multi-Function Duty Cycle Modifier,” inventors John L. Melanson and John Paulos, and filed on Mar. 31, 2007 describes exemplary methods and systems and is incorporated by reference in its entirety. Referred to herein as Melanson I. U.S. patent application Ser. No. 12/047,258, entitled “Multi-Function Duty Cycle Modifier,” inventors John L. Melanson and John Paulos, and filed on Mar. 12, 2008 describes exemplary methods and systems and is incorporated by reference in its entirety. Referred to herein as Melanson II. U.S. patent application Ser. No. 11/695,024, entitled “Lighting System with Lighting Dimmer Output Mapping,” inventors John L. Melanson and John Paulos, and filed on Mar. 31, 2007 describes exemplary methods and systems and is incorporated by reference in its entirety. U.S. patent application Ser. No. 11/864,366, entitled “Time-Based Control of a System having Integration Response,” inventor John L. Melanson, and filed on Sep. 28, 2007 describes exemplary methods and systems and is incorporated by reference in its entirety. Referred to herein as Melanson III. U.S. patent application Ser. No. 11/967,269, entitled “Power Control System Using a Nonlinear Delta-Sigma Modulator with Nonlinear Power Conversion Process Modeling,” inventor John L. Melanson, and filed on Dec. 31, 2007 describes exemplary methods and systems and is incorporated by reference in its entirety. Referred to herein as Melanson IV. U.S. patent application Ser. No. 11/967,271, entitled “Power Factor Correction Controller with Feedback Reduction,” inventor John L. Melanson, and filed on Dec. 31, 2007 describes exemplary methods and systems and is incorporated by reference in its entirety. Referred to herein as Melanson V. U.S. patent application Ser. No. 11/967,273, entitled “System and Method with Inductor Flyback Detection Using Switch Date Charge Characteristic Detection,” inventor John L. Melanson, and filed on Dec. 31, 2007 describes exemplary methods and systems and is incorporated by reference in its entirety. Referred to herein as Melanson VI. U.S. patent application Ser. No. 11/967,275, entitled “Programmable Power Control System,” inventor John L. Melanson, and filed on Dec. 31, 2007 describes exemplary methods and systems and is incorporated by reference in its entirety. Referred to herein as Melanson VII. U.S. patent application Ser. No. 11/967,272, entitled “Power Factor Correction Controller With Switch Node Feedback”, inventor John L. Melanson, and filed on Dec. 31, 2007 describes exemplary methods and systems and is incorporated by reference in its entirety. Referred to herein as Melanson VIII. U.S. patent application Ser. No. 12/047,269, entitled “Lighting System with Power Factor Correction Control Data Determined from a Phase Modulated Signal,” inventor John L. Melanson, and filed on Mar. 12, 2008 describes exemplary methods and systems and is incorporated by reference in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
3316495 | Sherer | Apr 1967 | A |
3423689 | Miller et al. | Jan 1969 | A |
3586988 | Weekes | Jun 1971 | A |
3725804 | Langan | Apr 1973 | A |
4409476 | Lofgren et al. | Oct 1983 | A |
4523128 | Stamm | Jun 1985 | A |
4937728 | Leonardi | Jun 1990 | A |
4980898 | Silvian | Dec 1990 | A |
5001620 | Smith | Mar 1991 | A |
5055746 | Hu et al. | Oct 1991 | A |
5109185 | Ball | Apr 1992 | A |
5121079 | Dargatz | Jun 1992 | A |
5264780 | Bruer et al. | Nov 1993 | A |
5424932 | Inou et al. | Jun 1995 | A |
5479333 | McCambridge et al. | Dec 1995 | A |
5589759 | Borgato et al. | Dec 1996 | A |
5757635 | Seong | May 1998 | A |
5764039 | Choi et al. | Jun 1998 | A |
5768111 | Zaitsu | Jun 1998 | A |
5798635 | Hwang et al. | Aug 1998 | A |
5912812 | Moriarty, Jr. | Jun 1999 | A |
5946206 | Shimizu et al. | Aug 1999 | A |
5960207 | Brown | Sep 1999 | A |
5962989 | Baker | Oct 1999 | A |
6091233 | Hwang | Jul 2000 | A |
6125046 | Jang et al. | Sep 2000 | A |
6181114 | Hemena et al. | Jan 2001 | B1 |
6229292 | Redl et al. | May 2001 | B1 |
6343026 | Perry | Jan 2002 | B1 |
6369525 | Chang et al. | Apr 2002 | B1 |
6407514 | Glaser et al. | Jun 2002 | B1 |
6407515 | Hesler | Jun 2002 | B1 |
6469484 | L'Hermite et al. | Oct 2002 | B2 |
6531854 | Hwang | Mar 2003 | B2 |
6628106 | Batarseh et al. | Sep 2003 | B1 |
6646848 | Yoshida et al. | Nov 2003 | B2 |
6657417 | Hwang | Dec 2003 | B1 |
6688753 | Calon et al. | Feb 2004 | B2 |
6724174 | Esteves et al. | Apr 2004 | B1 |
6737845 | Hwang | May 2004 | B2 |
6756772 | McGinnis | Jun 2004 | B2 |
6963496 | Bimbaud | Nov 2005 | B2 |
6975523 | Kim et al. | Dec 2005 | B2 |
6980446 | Simada et al. | Dec 2005 | B2 |
7034611 | Oswal et al. | Apr 2006 | B2 |
7072191 | Nakao et al. | Jul 2006 | B2 |
7099163 | Ying | Aug 2006 | B1 |
7126288 | Ribarich et al. | Oct 2006 | B2 |
7180250 | Gannon | Feb 2007 | B1 |
7246919 | Porchia et al. | Jul 2007 | B2 |
7276861 | Shteynberg et al. | Oct 2007 | B1 |
7345458 | Kanai et al. | Mar 2008 | B2 |
7375476 | Walter et al. | May 2008 | B2 |
7388764 | Huynh et al. | Jun 2008 | B2 |
7394210 | Ashdown | Jul 2008 | B2 |
7511437 | Lys et al. | Mar 2009 | B2 |
7583136 | Pelly | Sep 2009 | B2 |
7667986 | Artusi et al. | Feb 2010 | B2 |
7710047 | Shteynberg et al. | May 2010 | B2 |
7719246 | Melanson | May 2010 | B2 |
7719248 | Melanson | May 2010 | B1 |
7746043 | Melanson | Jun 2010 | B2 |
7746671 | Radecker et al. | Jun 2010 | B2 |
7750738 | Bach | Jul 2010 | B2 |
7756896 | Feingold | Jul 2010 | B1 |
7777563 | Midya et al. | Aug 2010 | B2 |
7804256 | Melanson | Sep 2010 | B2 |
7804480 | Jeon et al. | Sep 2010 | B2 |
20020065583 | Okada | May 2002 | A1 |
20030174520 | Bimbaud | Sep 2003 | A1 |
20040004465 | McGinnis | Jan 2004 | A1 |
20050168492 | Hekstra et al. | Aug 2005 | A1 |
20050197952 | Shea et al. | Sep 2005 | A1 |
20050218838 | Lys | Oct 2005 | A1 |
20050222881 | Booker | Oct 2005 | A1 |
20060002110 | Dowling | Jan 2006 | A1 |
20060116898 | Peterson | Jun 2006 | A1 |
20060184414 | Pappas et al. | Aug 2006 | A1 |
20060214603 | Oh et al. | Sep 2006 | A1 |
20060238136 | Johnson, III et al. | Oct 2006 | A1 |
20060285365 | Huynh et al. | Dec 2006 | A1 |
20070024213 | Shteynberg et al. | Feb 2007 | A1 |
20070055564 | Fourman | Mar 2007 | A1 |
20070124615 | Orr | May 2007 | A1 |
20070126656 | Huang et al. | Jun 2007 | A1 |
20070285031 | Shteynberg et al. | Dec 2007 | A1 |
20080012502 | Lys | Jan 2008 | A1 |
20080027841 | Eder | Jan 2008 | A1 |
20080043504 | Ye et al. | Feb 2008 | A1 |
20080054815 | Kotikalapoodi et al. | Mar 2008 | A1 |
20080116818 | Shteynberg et al. | May 2008 | A1 |
20080130322 | Artusi et al. | Jun 2008 | A1 |
20080130336 | Taguchi | Jun 2008 | A1 |
20080150433 | Tsuchida et al. | Jun 2008 | A1 |
20080154679 | Wade | Jun 2008 | A1 |
20080174291 | Hansson et al. | Jul 2008 | A1 |
20080175029 | Jung et al. | Jul 2008 | A1 |
20080232141 | Artusi et al. | Sep 2008 | A1 |
20080239764 | Jacques et al. | Oct 2008 | A1 |
20090067204 | Ye et al. | Mar 2009 | A1 |
20090070188 | Scott et al. | Mar 2009 | A1 |
20090174479 | Yan et al. | Jul 2009 | A1 |
20100141317 | Szajnowski | Jun 2010 | A1 |
Number | Date | Country |
---|---|---|
19713814 | Oct 1998 | DE |
0632679 | Jan 1995 | EP |
0838791 | Apr 1998 | EP |
1460775 | Sep 2004 | EP |
2204905 | Jul 2010 | EP |
2069269 | Aug 1981 | GB |
WO9725836 | Jul 1997 | WO |
0115316 | Jan 2001 | WO |
0215386 | Feb 2002 | WO |
WO2006013557 | Feb 2006 | WO |
WO2008072160 | Jun 2008 | WO |
WO 2008112820 | Sep 2008 | WO |
WO20080152838 | Dec 2008 | WO |
Number | Date | Country | |
---|---|---|---|
20100308742 A1 | Dec 2010 | US |
Number | Date | Country | |
---|---|---|---|
60894295 | Mar 2007 | US | |
60909458 | Apr 2007 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 12047262 | Mar 2008 | US |
Child | 12858004 | US |