This application claims priority to and the benefit of Taiwan Application Series Number 110126463 filed on Jul. 19, 2021, which is incorporated by reference in their entirety.
The present disclosure relates generally to a power supply with multiple DC power sources, and more particularly, to a power supply which converts an AC power source into several DC power sources.
Almost all portable electronic apparatuses are subject to recharge, and each needs a charger that provides a power with adequate output ratings. To reduce the total numbers of chargers that consumers need to own or bring with, a charger with multiple output ports is developed, capable of charging apparatuses in parallel at the same time. For example, an alternative-current-to-direct-current (AC-to-DC) charger could be equipped with two type-A USB receptacles and two type-C USB receptacles, each in compliance with several charge protocols and capable of charging a portable electronic apparatus independently.
AC-to-DC chargers are power supplies, which are commonly demanded to have a compact size, high conversion efficiency, and a high output power. As a result, a power supply with multiple output ports needs to develop now new technologies to meet demands.
Non-limiting and non-exhaustive embodiments of the present invention are described with reference to the following drawings. In the drawings, like reference numerals refer to like parts throughout the various figures unless otherwise specified. These drawings are not necessarily drawn to scale. Likewise, the relative sizes of elements illustrated by the drawings may differ from the relative sizes depicted.
The invention can be more fully understood by the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one having ordinary skill in the art that the specific detail need not be employed to practice the present invention. In other instances, well-known materials or methods have not been described in detail in order to avoid obscuring the present invention.
Reference throughout this specification to “one embodiment”, “an embodiment”, “one example” or “an example” means that a particular feature, structure or characteristic described in connection with the embodiment or example is included in at least one embodiment of the present invention. Thus, appearances of the phrases “in one embodiment”, “in an embodiment”, “one example” or “an example” in various places throughout this specification are not necessarily all referring to the same embodiment or example. Furthermore, the particular features, structures or characteristics may be combined in any suitable combinations and/or subcombinations in one or more embodiments or examples. Particular features, structures or characteristics may be included in an integrated circuit, an electronic circuit, a combinational logic circuit, or other suitable components that provide the described functionality. In addition, it is appreciated that the figures provided herewith are for explanation purposes to persons ordinarily skilled in the art and that the drawings are not necessarily drawn to scale.
Chargers with multiple USB ports are exemplified as power supplies of the invention, but this invention is not limited to however. An embodiment of the invention could have an output port which is not a USB port.
An embodiment of the invention provides a power supply converting an AC power source into several DC power sources, each capable of supplying power to a load via an output port. The power supply has an isolated converter and several non-isolated converters. The isolated converter converts an AC power source into an intermediate DC power source, which is then converted by the non-isolated converters to provide the DC power sources respectively. The DC power sources are regulated at target output values, respectively. One of the non-isolated converters transmits a feedback signal via a communication channel to the isolated converter, where the feedback signal is in association with the target output values. In response to the feedback signal, the isolated converter regulates the intermediate DC power source at an intermediate target value related to the target output values.
In one example, the intermediate target value is determined based on the maximum among the target output values. In another example, the intermediate target value is determined based on the present output voltages of the DC power sources.
In some embodiments, the intermediate target value, at which the intermediate DC power source is regulated, could vary along with the change to the DC power sources. When any of target output values changes due to the request from a load, the intermediate target value could change accordingly, to increase the power conversion efficiency of the power supply.
All PD power supplies 104a, 104b and 104c are non-isolated converters. PD power supply 104a, for example, converts intermediate DC power source VDD into DC power source VBUS1 between bus power line VBUS1 and bus ground line GND1, and regulates DC power source VBUS1 at target output value VTAR1. In other words, the voltage of DC power source VBUS1 is controlled to be about target output value VTAR1. Target output value VTAR1 could be determined according to the negotiation between PD power supply 104a and a load via USB port 106a. USB PD protocol 3.0, for example, defines that target output value VTAR1 could be configured to be 5V, 9V, 15V or 20V.
In one embodiment, each of PD power supplies 104a, 104b and 104c is a buck converter, USB ports 106a, 106b and 106c are type-C USB receptacles, and each of PD power supplies 104a, 104b and 104c can regulate its DC power source at 5V, 9V, 15 or 20V, based on negotiation result. As known in the art, a buck converter is functionable only if its input power source has an input voltage higher than the output voltage of its output source. Accordingly, isolated converter 102 is configured to regulate intermediate DC power source VDD at 21V for example, so PD power supplies 104a, 104b and 104c can work properly, whether target output values VTAR1, VTAR2 and VTAR3 are 5V, 9V, 15V or 20V.
Nevertheless, the voltage configuration setting in
Different from
As shown by step 306 in
For example, through power delivery negotiation, PD power supplies 204a, 204b and 204c has set their target output values VTAR1, VTAR2 and VTAR3 as 12V, 5V, and 5V, respectively. With the help of the information transmitted over communication channel COM_INT from PD power supplies 204b and 204c, power supplies 204a acknowledges all target output values VTAR1, VTAR2 and VTAR3, and accordingly sends via communication channel VDD_CON feedback signal FB to make intermediate target value VDD-TAR equal to the maximum of target output values plus 1V. In this case that target output values VTAR1, VTAR2 and VTAR3 are 12V, 5V, and 5V respectively, feedback signal FB causes intermediate target value VDD-TAR to be 13V accordingly, and isolated converter 202 regulates intermediate DC power source VDD at 13V.
According to another embodiment, target output values VTAR1, VTAR2 and VTAR3 are still 12V, 5V, and 5V respectively, but PD power supplies 204b and 204c do not send power supply 204a information of target output values VTAR2 and VTAR3 directly. Instead, PD power supplies 204b and 204c send optimized input voltage values VDD-OPT2 and VDD-OPT3 to PD power supply 204a via communication channel COM_INT. Each PD power supply can derive its optimized input voltage value based on its own target output value and its own circuit structure. For example, PD power supplies 204a is a buck converter and PD power supply 204a can derive optimized input voltage value VDD-OPT1 as target output value VTAR1 plus 1V, which is 13V in this embodiment. Similarly, PD power supplies 204b and 204c can derive their optimized input voltage values VDD-OPT2 and VDD-OPT3 as 6V and 6V because their target output values VTAR2 and VTAR3 are 5V and 5V respectively. Knowing optimized input voltage values VDD-OPT1, VDD-OPT2 and VDD-OPT3, PD power supply 204a feeds to communication channel VDD_CON feedback signal FB, causing intermediate target value VDD-TAR to be 13V, the maximum of optimized input voltage values VDD-OPT1, VDD-OPT2 and VDD-OPT3. Therefore, isolated converter 202 regulates intermediate DC power source VDD at 13V.
According to the embodiments of the invention, intermediate target value VDD-TAR is not an unchanged value any more, but varies according to target output values VTAR1, VTAR2 and VTAR3. Intermediate target value VDD-TAR could be optimized to be as close as to the maximum of target output values VTAR1, VTAR2 and VTAR3, to improve the overall power conversion efficiency of power supply 200.
PD power supplies 204a, 204b and 204c are all buck converters in some embodiments, but are not limited to. In some embodiments, at least one of PD power supplies 204a, 204b and 204c is a buck-booster converter.
For example, PD controller 424a receives, via serial data line SDA and serial clock line SCL, information not limited to target output values of other PD power supplies. Via I2C bus 480, a PD power supply could provide to PD controller 424a information including its optimized input voltage value, its present output voltage value, and/or a duty cycle of one of its power switches.
In
According to some embodiments, intermediate target value VDD-TAR is determined according to all of target output values VTAR1, VTAR2, and VTAR3. Intermediate target value VDD-TAR is set to be for instance the larger one between 5V and the maximum of target output values VTAR1, VTAR2 and VTAR3 plus 1V. According to other embodiments, intermediate target value VDD-TAR is determined according to all of DC power source VBUS1, VBUS2 and VBUS3, which could be, but not be necessary to be, regulated at target output values VTAR1, VTAR2 and VTAR3 respectively. For example, intermediate target value VDD-TAR is set to be the maximum of DC power source VBUS1, VBUS2 and VBUS3 plus 0.5V. Intermediate target value VDD-TAR in some embodiments of the invention is determined according to all of optimized input voltage values VDD-OPT1, VDD-OPT2 and VDD-OPT3, each of which is in association with a corresponding target output value. Therefore, intermediate target value VDD-TAR is related to all of target output values VTAR1, VTAR2 and VTAR3, but is not necessary to be determined by the maximum of target output values VTAR1, VTAR2 and VTAR3.
In
Based on the circuit shown in
While the invention has been described by way of examples and in terms of preferred embodiments, it is to be understood that the invention is not limited thereto. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
Number | Date | Country | Kind |
---|---|---|---|
110126463 | Jul 2021 | TW | national |