POWER SUPPLY DETECTION CIRCUITRY AND METHOD

Abstract

A circuit and method are disclosed for monitoring the voltage level of an unregulated power supply. The circuit includes a voltage reference circuit for generating a first reference voltage signal and a trim circuit which generates a trimmed reference voltage signal based upon the first reference voltage signal. A comparator compares the unregulated power supply voltage to the trimmed reference voltage signal and asserts an output signal based upon the comparison. The output signal is fed back as an input to the trim circuit so that the trim circuit provides a hysteresis effect.

Description

BACKGROUND OF THE INVENTION

[0001] 1. Technical Field of the Invention

[0002] The present invention relates to monitoring power supplies, and particularly to a circuit and method for detecting voltage supply levels provided to an integrated circuit chip.

[0003] 2. Description of the Related Art

[0004] Advancements in the semiconductor industry have led to increased demands for circuit performance. In an effort to more tightly control operating conditions so as to meet the increased demands placed on integrated circuitry, some existing integrated circuitry monitor power supply levels, such as the voltage supply level from an unregulated power supply, so as to detect instances in which the power supply level falls below a predetermined level, such as a predetermined minimum voltage level.

[0005] One existing power supply monitor circuit is shown in FIG. 1. An unregulated voltage is generated from a voltage divider of an unregulated power supply. A comparator C compares the unregulated voltage to a predetermined voltage reference Vref. The comparator C asserts a power fail signal PFO in the event the unregulated voltage falls below the predetermined voltage reference Vref. The power fail signal PFO may be, for example, provided to a processor or other controller device. Upon the power fail signal PFO being asserted, the processor/controller device may take appropriate remedial action, such as switching to a battery backup supply.

[0006] An existing voltage reference circuit 1 for generating the predetermined voltage reference Vref is shown in FIG. 2. The existing voltage reference may be seen as a unity gain differential amplifier 2 cascaded with a voltage follower circuit 3. The voltage follower circuit 3 is a trim circuit that provides a trimmed offset voltage to the output voltage signal of the unity gain differential amplifier 2 so that predetermined voltage reference Vref is relatively precisely set.

[0007] In particular, the existing voltage reference circuit 1 includes a bandgap reference circuit 8 that generates reference signal PFIref. The unity gain differential amplifier 2 receives reference signal PFIref at a first input and generates an output signal n3 that is provided to the input of voltage follower circuit 3. Voltage follower circuit 3 includes a series connected string of resistors R. Connected in parallel with resistors R is one or more fuse elements 4. The fuse elements 4 are selectively blown so as to relatively precisely trim the voltage across the resistor string. The output Vref of voltage follower circuit 3, which is provided to the comparator C of FIG. 1, is taken from a voltage appearing along the string of series connected resistors R.

[0008] The existing voltage reference circuit 1 of FIG. 2 allows for trimming the output signal PFIref of the bandgap reference circuit 8 in either the positive or negative direction. Specifically, the existing voltage reference circuit 1 of FIG. 2 includes programmable circuitry 5 that generates control signals nt and nc, first multiplexing circuitry 6 and second multiplexing circuitry 7. First multiplexing circuitry 6 selects as feedback to a second input of unity gain differential amplifier 2 one of two voltage signals tapped from the series connected string of resistors R. The selection of the feedback signal is based upon the value of signals nt and nc. Similarly, second multiplexing circuitry 7 selects as the signal provided to comparator C one of the two voltage signals tapped from the string of resistors R. The selected signal is also based upon signals nt and nc. The control of first and second multiplexing circuits 6 and 7 by signals nt and nc is such that the bottom of the resistor string is provided as the feedback signal for differential amplifier 2 and the top of the resistor string is coupled to the reference signal Vref when a positive trim offset voltage is to be added to reference signal PFIref. Alternatively, the top of the resistor string is provided as the feedback signal for differential amplifier 2 and the bottom of the resistor string is coupled to the reference signal Vref when a negative trim offset voltage is to be added to reference signal PFIref.

[0009] One problem with existing power supply monitor circuits, such as the existing power supply monitor circuitry of FIGS. 1 and 2, is in monitoring a relatively slowly changing unregulated power supply. For instance, a slowly changing unregulated voltage at or near the predetermined reference voltage Vref may cause comparator C to oscillate.

[0010] As can be seen, oscillation of comparator C may cause the corresponding processor/controller device to attempt repeated remedial measures and/or otherwise disrupt the operation of the system. Based upon the foregoing, there is a need for a power supply monitor circuit that precisely monitors a power supply without the potential to oscillate.

SUMMARY OF THE INVENTION

[0011] Embodiments of the present invention overcome shortcomings in existing power supply monitor circuits and satisfy a significant need for a substantially oscillation-free monitor circuit. Embodiments of the present invention utilize hysteresis so as to avoid oscillation due to a slowly changing unregulated supply voltage. In particular, hysteresis circuitry is incorporated into the above-described power supply monitor circuitry. The hysteresis circuitry varies the amount of the trim offset voltage applied to the output of the bandgap reference voltage signal PFIref based upon the state of the power fail signal PFO generated by a comparator.

[0012] In an embodiment of the present invention, the total resistance of the resistor string (and hence the amount of the trim offset voltage) is varied based upon power fail signal PFO. In other embodiments of the present invention, the reference signal Vref of the voltage follower circuit is tapped from any one of a plurality of locations along the resistor string based upon the state of the power fail signal PFO, thereby selectively adjusting the trim offset voltage.

[0013] The operation of the power supply monitor circuit includes selectively blowing fuses in the resistor string to achieve the desired voltage drop across the resistor string. Next, a determination is made as to whether a positive or negative trim offset voltage is to be applied to the output PFIref of the bandgap reference circuit. Thereafter, the reference signal Vref of the voltage follower is a trimmed offset voltage, with the amount of trim offset voltage being a first offset voltage when the unregulated supply voltage is greater than reference signal Vref and a second offset voltage when the unregulated supply voltage is less than the reference signal Vref.

BRIEF DESCRIPTION OF THE DRAWINGS

[0014] A more complete understanding of the system and method of the present invention may be obtained by reference to the following Detailed Description when taken in conjunction with the accompanying Drawings wherein:

[0015] FIG. 1 is a top level circuit diagram of an existing power supply monitor circuit;

[0016] FIG. 2 is a circuit diagram of an existing voltage reference circuit from the circuit of FIG. 1;

[0017] FIG. 3 is a power supply monitor circuit according to embodiments of the present invention;

[0018] FIG. 4 is a circuit diagram of a voltage reference circuit of the power supply monitor circuit of FIG. 3, according to a first embodiment of the present invention;

[0019] FIG. 5 is a circuit diagram of an alternate circuit of a portion of the voltage reference circuit of FIG. 4;

[0020] FIG. 6 is a voltage waveform describing the relationship between signals from the power supply monitor circuit of FIG. 3;

[0021] FIG. 7 is a circuit diagram of a voltage reference circuit according to a second embodiment of the present invention; and

[0022] FIG. 8 is a circuit diagram of a voltage reference circuit according to a third embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EXEMPLARY EMBODIMENTS

[0023] The present invention will now be described more fully hereinafter with reference to the accompanying drawings in which a preferred embodiment of the invention is shown. This invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiment set forth herein. Rather, the embodiment is provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.

[0024] Referring to FIG. 3, there is disclosed a power supply monitor circuit 30 according to embodiments of the present invention. Power supply monitor circuit 30 receives an unregulated power failure input (PFI) signal and asserts a power failure output (PFO) signal when the PFI signal falls beneath a predetermined voltage level, reference signal Vref. A voltage reference circuit 31 generates reference signal Vref. A comparator 32 compares the voltage level of PFI signal to reference signal Vref. The output of comparator 32 indicates whether the voltage level of signal PFI is greater or less than reference signal Vref.

[0025] In general terms, voltage reference circuit 31 varies the amount of the trim offset voltage applied to bandgap reference voltage PFIref based upon the state of the signal PFO generated by comparator 32.

[0026] Voltage reference circuit 31 includes a bandgap reference circuit 32 that generates bandgap output signal PFIref. A differential amplifier 33 receives signal PFIref at a first input and generates an output signal n3 that is input to a voltage follower circuit 34. Differential amplifier 33 may be implemented as differential amplifier 2 of FIG. 3, but it is understood that differential amplifier 33 may be implemented in other ways and may use devices other than MOS transistors.

[0027] Voltage follower circuit 34 generates a first output signal n5 that is fed back to a second input of differential amplifier 33 so as to form a substantially unity gain amplifier. Voltage follower circuit 34 further generates reference signal Vref. Voltage reference circuit 31 may further include a programmable/programmed circuit 35, having substantially the same circuitry as the programmable/programmed circuit 5 discussed above with respect to FIG. 2.

[0028] Voltage follower circuit 34 additionally applies to bandgap reference output signal PFIref a trimmed offset voltage so that the reference signal Vref is an offset voltage from bandgap reference output signal PFIref. Reference signal Vref is applied to an input of comparator 32 of FIG. 3.

[0029] According to a first embodiment of the present invention shown in FIG. 4, voltage follower circuit 34 includes a transistor 403 having a gate terminal connected to the output signal n3 of differential amplifier 33. Coupled to a drain/source terminal of transistor 403 is a string of series-connected resistors 404. The string of resistors 404 is trimmable by voltage follower circuit 34 including one or more fuse elements 405, with each fuse element 405 being parallel-connected to a distinct resistor 404. Fuse elements 405 provide adjustability of the resistance value of the string of resistors 404 and hence control the trim offset voltage applied to bandgap reference circuit PFIref.

[0030] Similar to the existing voltage reference circuit of FIG. 2, voltage reference circuit 31 provides for trimming of the bandgap reference circuit output signal PFIref in either the positive or negative direction. In other words, voltage reference circuit 31 allows for the selection of the polarity of the trim offset voltage to be applied to signal PFIref.

[0031] In particular, voltage reference circuit 31 may include programmable circuitry 35 (FIG. 3) that generates control signals nt and nc, first multiplexing circuitry 407 and second multiplexing circuitry 408 (FIG. 4). First multiplexing circuitry 407 selects as feedback to a second input of differential amplifier 33 one of two voltage signals tapped from the string of resistors 404. The selection of the feedback signal is based upon the value of signals nt and nc. Similarly, second multiplexing circuitry 408 selects as the signal provided to reference signal Vref one of the two voltage signals tapped from the string of resistors 404 based upon signals nt and nc. The control of first and second multiplexing circuits 407 and 408 by signals nt and nc is such that the bottom of the resistor string is provided as the feedback signal for differential amplifier 33 and the top of the resistor string is provided to the reference signal Vref when a positive trim offset voltage is to be added to reference signal PFIref. Alternatively, the top of the resistor string is provided as the feedback signal for differential amplifier 33 and the bottom of the resistor string is provided to the reference signal Vref when a negative trim offset voltage is to be added to reference signal PFIref. Once programmable circuit 35 is programmed, signals nt and nc are permanently fixed to their desired logic levels. Programmable circuitry 35 may include one or more blowable fuse elements (FIG. 2) for programming the polarity of the trim offset voltage.

[0032] In order to eliminate oscillation due to a relatively slowly varying unregulated supply voltage, embodiments of the present invention include hysteresis. Specifically, voltage follower circuit 34 includes hysteresis circuitry for modifying the offset voltage applied to bandgap reference output signal PFIref based upon the state of the output of comparator 32. With reference to FIG. 4, the hysteresis circuitry includes a resistor 409 connected in series with the string of resistors 404, and an enabling transistor 410 connected in parallel with resistor 409. The hysteresis circuitry may further include control logic 411 which selectively switches enabling transistor 410 between on and off states. By switching enabling transistor 410 between on and off states, the value of the trim offset voltage applied to signal PFIref varies by an amount substantially equal to the product of the resistance of resistor 409 and the current flowing through voltage follower circuit 34.

[0033] To provide the hysteresis effect, control logic 411 receives as an input the signal PFO generated by comparator 32. In particular, control logic 411 may include a non-inverting logic path 412 between signal PFO and the gate/control terminal of enabling transistor 409 that is enabled when a positive offset voltage is to be added to signal PFIref; and an inverting logic path 413 between signal PFO and the gate/control terminal of transistor 409 that is enabled when a negative offset voltage is to be added to signal PFIref. Inverting logic path 413 and non-inverting logic path 412 may include NAND logic gates and inverters, but it is understood that the logic paths 412 and 413 may be implemented with other circuitry.

[0034] Control logic 411 may further include enabling circuitry 414 for selectively disabling the hysteresis effect, including a blowable fuse element 414a and/or an external input for receiving a signal that is externally tied to a logical high/low reference voltage level.

[0035] Instead of utilizing a single transistor 409, it is understood that the hysteresis circuitry may include other resistive circuitry for varying the trim offset voltage and/or voltage level of signal Vref. For instance, hysteresis circuitry may include a number of series connected resistors that are individually enabled. FIG. 5 shows an alternative implementation to the parallel combination of resistor 409 and enabling transistor 410 which may allow for finer adjustment of the trim offset voltage, including series connected resistive elements 51 connected in parallel with an enabling transistor 410. A blowable fuse element 52 may be connected in parallel with a resistive element 51, and a second enabling transistor 53 may be connected in parallel with another resistive element 51 and driven by fuse circuitry 54. By selectively blowing fuse element 52 or the fuse element in fuse circuitry 54, the amount of hysteresis (i.e., the amount of trim offset voltage) may be more tightly controlled.

[0036] The operation of the power supply monitor circuit 30 will be described. Initially, it is determined whether a positive or negative offset voltage will be applied to the signal PFIref generated by the bandgap reference circuit 32, and the fuse elements in programmable circuitry 35 are selectively blown based upon the determination. This causes first multiplexing circuit 407 to couple the second input of differential amplifier 33 to one of the top and the bottom of the string of resistors 404, and second multiplexing circuit 408 to couple signal Vref to the other of the top and the bottom of the resistor string. Further, fuse elements 405 are selectively blown so as to provide the desired trim offset voltage to be applied to signal PFIref. Fuse elements in enabling circuitry 414 are also selectively blown so as to enable the hysteresis effect.

[0037] As can be seen in FIG. 6, when the output of comparator 32 indicates that the unregulated voltage signal PFI is greater than reference signal Vref and a positive offset voltage has been programmed/selected, non-inverting logic path 412 is turned on which activates enabling transistor 410 so as to short the voltage across hysteresis resistor 409. This results in the voltage appearing on signal Vref (the voltage appearing at the top of the resistors as selected by second multiplexer circuit 408) to be lowered, such as by 10 mv. When the output of comparator 31 indicates that the unregulated voltage level is less than reference signal Vref and still assuming the case of the positive offset voltage being programmed, inverting logic path 413 is activated which turns off enabling transistor 410 so as to provide a non-zero voltage across hysteresis resistor 409. This results in the voltage appearing on reference signal Vref to be raised, such as by 10 mv. This variation of the voltage across the resistor 409 based upon the output of comparator 32 thereby provides the necessary voltage change for signal Vref so as to provide a hysteresis effect.

[0038] In the event that a negative offset voltage has been programmed/selected, when the output of comparator 32 indicates that the unregulated voltage signal PFI is greater than reference signal Vref, inverting logic path 413 is turned on which activates enabling transistor 410 so as to create a non-zero voltage across hysteresis resistor 409. This results in the voltage appearing on signal Vref (the voltage appearing at the bottom of the resistors 404 as selected by second multiplexer circuit 408) to be lowered, such as by 10 mv. When the output of comparator 32 indicates that the unregulated voltage level PFI is less than signal Vref and still assuming the case of the negative offset voltage being programmed, non-inverting logic path 412 is activated which shorts hysteresis resistor 409. This results in the voltage appearing on signal to be raised, such as by 10 mv. This variation of the voltage across the resistor 409 based upon the output of comparator 32 thereby provides the necessary voltage change for signal Vref so as to provide a hysteresis effect.

[0039] A second embodiment of the voltage follower circuit 34 is shown in FIG. 7. In this case, instead of selectively shorting a resistor series connected with the string of resistors 404, this voltage follower circuit 34 of FIG. 7 selectively switches the location along the string of resistors 404 to be coupled to reference signal Vref between two tap points based upon the output signal PFO of comparator 32. As shown in FIG. 7, the hysteresis circuitry is incorporated into the control circuitry for the second multiplexing circuit that selects the tap point for coupling to reference signal Vref.

[0040] In particular, the second multiplexing circuit 702 is configured as a pair of 2:1 multiplexer circuits, only one of which is enabled based upon whether a positive or negative trim offset voltage is programmed. One 2:1 multiplexer circuit 703 is enabled when a positive trim offset voltage is programmed so as to pass one of two tap points along the top of a string of resistors 704 based upon the output signal PFO. The 2:1 multiplexer circuit 703 passes a tap point to reference signal Vref that is higher (lower) along the string of resistors 704 when the unregulated voltage is less (greater) than reference signal Vref. A second 2:1 multiplexer circuit 705 is enabled when a positive trim offset voltage is programmed so as to pass one of two tap points along the top of resistor string 704 based upon the output signal PFO. The 2:1 multiplexer circuit 705 passes a tap point to reference signal Vref that is higher (lower) along the string of resistors 704 when the unregulated voltage is less (greater) than signal Vref. The signal nhys (generated by control logic 411 and enabling logic 414 from FIG. 4) is ANDed with signal nt and used as the selection signal for the two 2:1 multiplexer circuits. As can be seen, non-inverting logic path 412 and inverting logic path 413 are used to control multiplexer circuits 703 and 705. In particular, signal nt, which determines the polarity of the trim offset voltage, selectively disables signal nhys as it is applied to multiplexer circuits 703, 705. The voltage follower circuit 701 is seen to provide a better AC response relative to voltage follower circuit 34 of FIG. 4. In the voltage follower circuit 701, the resistor coupled to the disabled 2:1 multiplexer circuit may be selectively shorted, as shown in dashed lines in FIG. 7.

[0041] A third embodiment of the present invention is shown in FIG. 8. In this case, voltage follower circuit 34 includes the pair of 2:1 multiplexer circuits 703, 705 as shown in FIG. 7. However, the feedback signal n5 that is fed back to the second input of the differential amplifier 33 is not selected by a multiplexing circuit as utilized in the above-described embodiments. Instead, a pair of series-connected resistor strings 802 and 803 are connected between feedback signal n3 (generated by differential amplifier 33) and the ground potential, with the node between resistor strings 802, 803 being feedback signal n3. Each resistor 804 in resistor strings 802, 803 is connected in parallel with a fuse element 805. Each of hysteresis resistors 806 and 807 are connected in series with resistor strings 802 and 803, with hysteresis resistor 806 being at the top of resistor string 802 and hysteresis resistor 807 being at the bottom of resistor string 803.

[0042] The third embodiment of the present invention further includes control logic 809 for enabling (disabling) multiplexer circuit 703 (705) when a positive trim offset voltage is desired, and enabling (disabling) multiplexer circuit 705 (703) when a negative trim offset voltage is desired. Control logic 809 receives signal PFO for controlling the enabled multiplexer circuit so as to switch between the two nodes on either side of the hysteresis resistor associated with the enabled multiplexer circuit. As can be seen, control logic 809 receives as inputs and decodes power fail output signal PFO (generated by comparator 32) and a signal(s) generated by a fuse circuit 810. In this way, voltage follower circuit 34 of FIG. 8 varies the voltage connected to reference signal Vref based upon power fail output signal PFO so as to provide a hysteresis effect.

[0043] The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.

Claims

1. A supply voltage level detection circuit, comprising: a voltage reference circuit for generating a first reference voltage signal; a voltage follower circuit, coupled to the voltage reference circuit, for receiving the first reference voltage signal and generating a second reference voltage signal based upon the first reference voltage signal; and a compare circuit, coupled to the voltage follower circuit, for comparing a signal representative of a supply voltage level to the second reference voltage signal, and generating an alarm signal having a value based upon the comparison, a voltage difference between the first and second reference voltage signals being based upon the state of the alarm signal.

2. The supply voltage level detection circuit of claim 1, wherein: the second reference voltage signal is at first voltage level when the alarm signal indicates that the signal representative of the supply voltage level is greater than the second reference voltage signal, and a second voltage level when the alarm signal indicates that the signal representative of the supply voltage level is less than the second reference voltage signal, the first voltage level being less than the second voltage level.

3. The supply voltage level detection circuit of claim 1, wherein the voltage follower circuit comprises: a string of series-connected resistive elements; a first transistor connected in parallel with at least one resistive element; and control logic having an output coupled to a control terminal of the transistor and an input coupled to the alarm signal.

4. The supply voltage level detection circuit of claim 3, wherein: the voltage follower circuit is configurable so as to set the second reference voltage signal to any of one or more voltage levels greater than the first reference voltage signal and one or more voltage levels less than the first reference voltage signal; and the control logic output is based upon the configuration of the voltage follower circuit.

5. The supply voltage level detection circuit of claim 3, wherein: the first transistor is connected in parallel with a plurality of series-connected resistive elements, at least one of the series-connected resistive elements to which the first transistor is connected in parallel with is programmably shorted.

6. The supply voltage level detection circuit of claim 3, wherein the control logic is selectively disabled so as to maintain the first transistor in one of an on state and an off state.

7. The supply voltage level detection circuit of claim 1, wherein the voltage follower circuit comprises: a string of series-connected resistive elements; at least one multiplexing circuit having inputs connected to at least two locations along the string of resistive elements and an output coupled to the second reference voltage signal; and control logic having an input coupled to the alarm signal and an output coupled to a control input of the multiplexer circuit.

8. The supply voltage level detection circuit of claim 7, further comprising: a differential amplifier having a first input coupled to the first reference voltage signal and an output coupled to an input of the voltage follower circuit, a second input of the differential amplifier being connected to a node in the string of series-connected resistors.

9. The supply voltage level detection circuit of claim 7, wherein the voltage follower circuit further comprises: a plurality of multiplexing circuits, each multiplexing circuit having inputs connected to distinct locations along the string of resistive elements and an output coupled to the second reference voltage signal, wherein the control logic selectively enables only one of the multiplexing circuits.

10. The supply voltage level detection circuit of claim 9, wherein: a first of the plurality of multiplexing circuits receives as inputs signals between resistive elements of the string of resistors near the top thereof; and a second of the plurality of multiplexing circuits receives as inputs signals between resistive elements of the string of resistors near the bottom thereof.

11. The supply voltage level detection circuit of claim 9, wherein the control logic includes programmable/programmed circuit elements.

12. A method of monitoring the voltage level of a supply voltage, comprising: generating a first reference voltage signal; receiving the first reference voltage signal and generating a second reference voltage signal based upon the first reference voltage signal, the second reference voltage signal being a trimmed signal; and comparing a supply signal representative of a supply voltage level to the second reference voltage signal, and generating an alarm signal having a value based upon the comparison, the second reference voltage signal being based upon the comparison.

13. The method of claim 12, wherein the voltage difference between the first reference voltage signal and the second reference voltage signal is based upon the comparison.

14. The method of claim 13, wherein: the voltage difference is a first voltage amount when the supply signal is greater than the second reference voltage signal and a second voltage amount when the supply signal is less than the second reference voltage signal, the first voltage amount being greater than the second voltage amount.

15. The method of claim 13, wherein: the voltage difference is a first voltage amount when the supply signal is greater than the second reference voltage signal and a second voltage amount when the supply signal is less than the second reference voltage signal, the first voltage amount being less than the second voltage 7 amount.

16. The method of claim 13, wherein: a portion of the voltage difference is programmably set.

17. The method of claim 12, wherein: the second voltage level is at a first voltage level when the supply signal is greater than the second reference voltage signal and a second voltage level when the supply signal is less than the second reference voltage signal, the first voltage level being less than the second voltage level.

18. An integrated circuit, comprising: a first circuit for receiving a reference signal representative of a reference voltage and generating a trimmed reference signal based upon the supply signal; and a comparator circuit, coupled to the first circuit, for comparing the trimmed reference signal to an unregulated supply signal and generating an output signal based upon the comparison; the first circuit including hysteresis circuitry for varying the voltage of the trimmed reference signal based upon the output signal.

19. The integrated circuit of claim 18, wherein: the first circuit comprises voltage follower including a string of components, a voltage drop appearing across each component; and the hysteresis circuitry includes control circuitry for receiving the output signal and selectively shorting the voltage across at least one component in the string based upon the output signal.

20. The integrated circuit of claim 19, wherein the control circuitry comprises: control logic having an input coupled to the output signal; a transistor connected in parallel across the at least one component and having a control terminal driven by the control logic.

21. The integrated circuit of claim 20, wherein: the first circuit includes selection circuitry for selecting a polarity of the voltage difference between the reference signal and the trimmed reference signal; the control logic includes first and second logic paths between the output signal and the control terminal of the transistor, the first and second logic paths being selected based upon the selection circuitry.

22. The integrated circuit of claim 18, wherein: the first circuit comprises a voltage follower including a string of components, a voltage drop appearing across each component; and the hysteresis circuitry includes control circuitry for selectively coupling to the trimmed reference signal any of a plurality of tap points along the string of components based upon the state of the output signal.

23. The integrated circuit of claim 22, wherein the control circuitry comprises: a first multiplexer circuit having as inputs at least two locations along the string of components; and control logic having an input coupled to the output signal and an output driving a selection input of the first multiplexer circuit.

24. The integrated circuit of claim 23, wherein: the first circuit includes selection circuitry for selecting a polarity of the voltage difference between the reference signal and the trimmed reference signal; and the control logic includes first and second logic paths between the output signal and the selection input of the first multiplexer circuit, the first and second logic paths being selected based upon the selection circuitry.

25. The integrated circuit of claim 24, wherein the control circuitry further comprises: a second multiplexer circuit having as inputs at least two locations along the string of components, distinct from the two locations associated with the first multiplexer circuit, the control logic driving a selection input of the second multiplexer circuit, one of the first and second multiplexer circuits being enabled by the selection circuitry.