The present invention generally concerns power conversion circuits.
A number of different electronic devices require very fast modulation of their supply voltage. One such type of electronic devices is radio frequency (rf) linear power amplifiers. Such amplifiers are widely used in modern wireless communication devices and infrastructure. In complex modulation schemes commonly used in wireless communications like QPSK, CDMA, WCDMA, the amplitude of the envelope of the rf signal varies significantly. At every instance when the envelope of the rf signal is substantially lower than the maximum allowed by the supply voltage, the efficiency of the power amplifiers is severely reduced. In other words, a significant portion of the supply energy is expensed only for maintaining the power amplifier's operating point (bias) without creating useful signal. There are a number of adverse effects caused by this phenomenon, including (i) the need to oversize the expensive rf components in the amplifier system, (ii) increased cooling requirements, (iii) increased size and weight of equipment, and (iv) increased consumption of electrical energy. If, on the other hand, the supply voltage is changed in accordance with the envelope of the rf signal, the operating point of the power amplifiers can be kept at or near optimum at all times. As a result, efficiency can be maintained at a high level, regardless of the instantaneous amplitude of the envelope of the rf signal.
However, while rf power amplifiers ordinarily require very fast modulation of their supply voltage for improved efficiency, most available electronic energy sources are designed to maintain a constant, well-regulated output voltage and are required to vary their output voltage only at relatively slow rates. For example, the CDMA baseband frequency is 1.25 MHz and the WCDMA baseband frequency is 5 MHz. This results in an rf signal envelope having the most energy in the band 0-1.25 MHz and 0-5 MHz respectively. Multichannel amplifiers, on the other hand, experience envelope variations due to the interactions between different carrier frequencies. In such a situation, the rf signal envelope experiences amplitude variation with frequency components reaching the difference in carrier frequency of extreme channels (two channels with the greatest difference of the carrier frequency). The envelope frequency in this case can be on the order of hundreds of kHz to tens of MHz. If the bandwidth of the power supply is insufficient, distortion results and additional noise in the communication channels emerge, which results in an increased error rate in the communication channel. The present modulation rate goals are two to three orders of magnitude greater than what can be achieved by simply modulating a pwm signal of traditional dc-dc converters. This makes traditional pwm dc-dc converters unsuitable as power supplies for devices, such as rf power amplifiers, that require ultrafast modulation of their supply voltage.
In one general aspect, the present invention is directed to a power supply for providing a modulated output voltage to a load. According to various embodiments, the power supply comprises a plurality of parallel-connected switch-mode power modules and a controller. The controller is connected to each of the power modules and is for controlling the duty cycles of the respective power modules such that the power modules have a common duty cycle in steady state, but in a phase-shifted or “interleaved” manner. In addition, the controller is for controlling the output voltage of the power converter by controlling the ratio of power modules in the forward state at a time to the total number of power modules. In this way, by providing a sufficiently large number of power modules, arbitrarily low output voltage amplitudes and intra-level oscillations can be achieved. Further, the rate of modulation of the output voltage can exceed the switching frequency of the power modules. This makes embodiments of the power supply suitable for the dynamic source voltage requirements of rf linear power amplifiers and other applications that require fast source voltage modulation.
According to various implementations, the power modules do not include a discrete output filter capacitor. Also, the power modules may comprise any of a number of switch-mode topologies, including buck, boost or buck-boost converters and converters derived from those topologies. Also, the power modules may be voltage-fed or current-fed.
To further enhance the modulation frequency of the power supply, modulation of the output voltage can be obtained without the use of voltage feedback. This is possible because the power supply preferably has no or very little output capacitance. This, in turn, results in a flat gain characteristic of the power stage up to the maximum modulation frequency, which may be above the switching frequency of the power supply. If so, the amplitude of the output voltage will follow the command signal reference (average duty cycle) with reasonable accuracy in an open loop arrangement. Such an open loop arrangement, in turn, removes the problem of potential instability and difficulties with compensating the closed loop system caused by inherent delays in the power processing path of the switching converter. As a result, much higher modulation frequencies can be achieved.
Further improvement in speed and accuracy can be achieved if a high bandwidth regulator in a closed loop arrangement (for example, a low efficiency linear regulator) is combined with an open-loop switched power supply as described above. This combination may allow high efficiency processing of a majority of the power density spectrum by the switched power supply and only the high end portion of the power density spectrum (plus possible accuracy adjustments) by the linear regulator. The control signal to the linear regulator is preferably delayed for a duration matching the delay of the open-loop switching power supply.
In order to compensate for uncertainty and drift of the delay introduced by the switching power supply, an adaptive mechanism for controlling the delay in the control signal to the linear regulator can be added to the circuit.
Various embodiments of the present invention are described herein by way of example in conjunction with the following figures, wherein:
a)-(i) and
Each of the power modules 121-N may be identical in structure but operated, as explained in more detail below, in a phase-shifted (or “interleaved”) manner relative to each other. As shown in
Also, as shown in exemplary embodiment of
The controller 24, according to various embodiments, may be implemented as a programmable digital controller. The power modules 121-N may alternatively connect the Vsi node (1≦i≦N) of the power modules 121-N (see
The regulation of the output voltage (Vout) may be achieved by changing the number of power modules 121-N in the so-called “forward” state relative to the total number of power modules. Thus, the steady state output voltage of the power converter (neglecting transition from one stable voltage level to another) is equal to:
Vout(t)=Vin*k(t)/N (1)
where N is the total number of power modules 12 (regardless of their state) and k(t) is the number of power modules 12 that are in the forward (or high) state at time t.
This operation can be understood through the idealized waveforms of
As can be seen, in time period T1 each power module has a duty cycle of 25%. As such, only one of the four modules 12 is in the forward (or high) state at any one time. Thus, the output voltage is one unit. During time period T2, each power module 12 has a duty cycle of 50%. As such, starting at time t5 and lasting until time t10, two of the four modules 12 are in the forward state at a time. The output voltage (Vout) is thus two units (i.e., twice as great as during time period t0 to t5). In time period T3, the duty cycle as 75% for each module 12. As a result, starting at time t10 and lasting until time t15, three of the four modules 12 are in the forward state at a time. The output voltage (Vout) is, therefore, three units (or three times greater than during time period t0 to t5). Thus, as can be seen in these waveforms, the output voltage can be varied by varying the duty cycle of the PWM signals to control the number of modules 12 in the forward state at any one time pursuant to equation (1) above.
The waveforms of
Dset={k/N}
where N is total number of modules (N=4 in the example of
The second regulator 70 may operate in a closed loop arrangement, as shown in
Although the present invention has been described herein with respect to certain embodiments, those of ordinary skill in the art will recognize that many modifications and variations of the present invention may be implemented. For example, as explained above, current-fed power modules may be used. Also, in embodiments of the power amplifier system 40 such as shown in
Number | Name | Date | Kind |
---|---|---|---|
3600667 | Wynn | Aug 1971 | A |
3970953 | Walker et al. | Jul 1976 | A |
4378530 | Garde | Mar 1983 | A |
4502152 | Sinclair | Feb 1985 | A |
4516080 | Garde | May 1985 | A |
5682303 | Goad | Oct 1997 | A |
5905407 | Midya | May 1999 | A |
6009000 | Siri | Dec 1999 | A |
6121761 | Herbert | Sep 2000 | A |
6215290 | Yang et al. | Apr 2001 | B1 |
6281666 | Tressler et al. | Aug 2001 | B1 |
6292378 | Brooks et al. | Sep 2001 | B1 |
6300826 | Mathe et al. | Oct 2001 | B1 |
6346798 | Passoni et al. | Feb 2002 | B1 |
6362607 | Wickersham et al. | Mar 2002 | B1 |
6362608 | Ashburn et al. | Mar 2002 | B1 |
6404175 | Yang et al. | Jun 2002 | B1 |
6424129 | Lethellier | Jul 2002 | B1 |
6449174 | Elbanhawy | Sep 2002 | B1 |
6534962 | Lee | Mar 2003 | B1 |
6583664 | Mathe et al. | Jun 2003 | B2 |
6642631 | Clavette | Nov 2003 | B1 |
6650096 | Lee | Nov 2003 | B2 |
6661210 | Kimball et al. | Dec 2003 | B2 |
6674274 | Hobrecht et al. | Jan 2004 | B2 |
6833760 | Aude | Dec 2004 | B1 |
6850045 | Muratov et al. | Feb 2005 | B2 |
7058373 | Grigore | Jun 2006 | B2 |
7071662 | Hsu et al. | Jul 2006 | B2 |
7109689 | Schneider | Sep 2006 | B2 |
7126315 | Seo | Oct 2006 | B2 |
7190150 | Chen et al. | Mar 2007 | B2 |
20020135338 | Hobrecht et al. | Sep 2002 | A1 |
Number | Date | Country | |
---|---|---|---|
20070024360 A1 | Feb 2007 | US |