In many systems, a dedicated link carries both low-priority and high-priority traffic. Low-priority traffic can be lengthy and cause high-priority traffic to incur greater than acceptable latencies.
A software example of this is type of latency is interrupt processing for microprocessors. An interrupt causes software to begin execution of an alternate code stream, thereby delaying normal code processing.
A hardware example of this is the PCI Bus “Latency Timeout” protocol, where a central arbiter can force a bus master to get off the shared bus to allow another master to perform a transaction.
In both the software and hardware examples, the time to switch over to the interrupting transaction can be arbitrary and significant. Accordingly, improved and faster techniques for switching from low-priority to high-priority traffic on a dedicated link are required.
In one embodiment of the invention, high-priority traffic immediately interrupts low-priority traffic and is embedded within a low-priority data stream.
In another embodiment of the invention, special codes in a transmitted date stream delimit the embedded high-priority traffic from the low-priority traffic.
In another embodiment, the transceivers utilize 8B/10B encoding and the delimiting characters for an embedded high-priority data stream are specially designated K characters.
In another embodiment of the invention, if during transmission of low-priority traffic, it is required to transmit high-priority traffic, then transmission of low-priority traffic is paused. A special initial delimiting character is inserted into the data stream to identify the start of a high-priority traffic stream which is followed by the high-priority data stream. When the high-priority traffic transmission is complete a special terminal delimiting character is inserted into the data stream and transmission of the low-priority data stream continues from where it left off immediately after the special delimiting character.
Other features and advantages of the invention will be apparent from the following detailed description and appended drawings.
Reference will now be made in detail to various embodiments of the invention. Examples of the these embodiments are illustrated in the accompanying drawings. While the invention will be described in conjunction with these embodiments, it will be understood that it is not intended to limit the invention to any embodiment. On the contrary, it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the various embodiments. However, the present invention may be practiced without some or all of these specific details. In other instances, well known process operations have not been described in detail in order not to unnecessarily obscure the present invention.
A first embodiment will now be described in the context of a supervisor ASIC (application specific integrated circuit), having an embedded microprocessor, coupled to port ASICs by a serial link, designed by the assignee of the present invention, depicted in
In this embodiment, a message is a single transaction that occurs over the dedicated link 14 and may have variable length up to 2 KBytes for frame transfers (including frame data, message header, and frame check sequence (FCS)). A message is initiated by the Supervisor ASIC to convey part or all of a command to one Port ASIC or all the Port ASICs. The command and targeted Port ASICs are identified by the first byte of the message. Further bytes depend on the command type and may be written by either the Port ASIC or Supervisor ASIC.
An example will now be described where the low-priority message is a Frame Transfer, where the Supervisor ASIC 10 moves frames to or from Port ASICs without CPU intervention, and the high-priority message are a Direct Access messages used to control direct access to a Port ASIC's registers and RAM.
Long frame transactions take considerable time on the dedicated serial link. For example, in this embodiment, the maximum frame size is 1518 bytes, having 8 bits/byte, and the data transfer rate on the dedicated serial link is 1 nsS/bit. Therefore the time to transfer this maximum-sized frame would be (1518*8)* 1 nS=12.144 uS. If the dedicated serial link were idle, a large number of register reads or writes could be accomplished in that time period, on the order of 10 or more. If a read is scheduled during a frame transaction then the read is pending until the frame transaction is completed. This pending read tends to stall the microprocessors' progress, so minimal latencies for these reads are desirable. If a register read is issued just after the beginning of a maximum frame size fetch, the read will be stalled for 12.144 uS which results in a significant loss of performance.
To minimize latencies, a mechanism for time sensitive accesses to preempt frame accesses has been developed. A time sensitive Direct has priority over a Frame Access (Frame Transmit Access, or Frame Receive Access). The time sensitive access will always win in arbitrating for an idle management interface, and will embed itself into a Frame Transmit Access or a Frame Receive Access in order to get onto the management interface.
The description of the process for embedding high-priority messages within low-priority messages will now be described. In this embodiment the dedicated link uses 8B/10B encoding/decoding, allowing access to both control and data characters. Thus the PCS encoder and decoder of
As is known by persons of skill in the art, the 8B/10B encoding format encodes 8-bit input data into 10-bit symbols for transmission. The 8-bit blocks are partitioned into 5-bit and 3-bit sub-blocks which are respectively encoded into 6-bit and 4-bit sub-blocks. A prefix of D or K is used to distinguish between data and special characters. A symbol is named by its prefix and the decimal values of its sub-blocks. For example, D31.1 is a data symbol having a first sub-block of (1111) which has a decimal value of 31 and a second sub-block of (100) having a decimal value of 1. Note that the LSB is on the left.
The disparity of a block of data is defined as the difference between the number of ones and zeros in the block. A positive disparity reflects the excess of 1 s over Os. Each symbol may be encoded in two ways; a primary encoding with a positive disparity and an alternate encoding with a negative disparity. The encoder selects the disparity of the symbol to maintain a running disparity value between +1 and −1 to achieve the goals of maintaining transition density and limited run lengths.
In all SerDes units, after individual bit alignment has been established, the beginning and ending of each symbol being transmitted in a serial data stream must be determined because byte boundaries associated with the parallel data are lost during serialization. Accordingly, as described above, most SerDes units send a series of special characters known as commas.
All of these commas are unique characters within the 8B/10B code that begin with either a 1100000XXX or 0011111XXX, depending on disparity and individual K character rules. These versions are called primary (positive disparity) and alternate (negative disparity) versions. These commas are sent in a predetermined fashion so that the clock recovery unit can locate the boundaries of the symbols being transmitted by a SerDes unit.
The K characters that include commas are K28.1, K28.5, and K28.7. As described above these K characters are transmitted as positive or negative disparity versions depending on the running disparity.
In this embodiment special characters are interpreted by the Physical Coding Layer (PCS) to delimit the beginning and end of an inserted message. These special characters are interpreted by the PCS to delimit and extract embedded high-priority messages from low-priority messages.
Because of the different control characters utilized by high versus low-priority traffic, high-priority traffic streams can be embedded into a low-priority stream by the transmitter. The receiver uses these control characters to extract the high-priority traffic from within the low-priority traffic.
The actions performed at the receiver and transmitter will now be described with reference the block diagram of
Turning first to
The operation of the system of
Turning now to the transmission of data and referring to
Turning next to the receiving of data and referring to
An example of embedding a high-priority data stream in a low-priority data stream is depicted in
A more detailed example a data stream utilizing this embodiment of the invention is depicted in
At t1 the supervisory ASIC 10 is transmitting a low-priority Transmit Frame Initiate message when it receives a high-priority Direct Read Response, delimited by the /P/ and /Q/ special characters, from one of the port ASICs 12.
At t2 the Supervisor ASIC immediately issues a high-priority Drain Buffer message, delimited by the /P/ and /Q/ special characters, so that a Port ASIC can reclaim the buffer space used to insert the Direct Read Response Message. Note that the Drain Buffer message is embedded in the low-priority Transmit Frame Imitate Message.
At t3 the supervisor ASIC follows the Drain Buffer message with a high-priority Direct Write Initiate message, delimited by the /P/ and /Q/ special characters, which is also embedded in the original Transmit Frame Initiate message. At t4 the Supervisor ASIC continues transmitting the low-priority Transmit Frame Initiate message. At t5 the Supervisor ASIC receives Direct Write response from a Port ASIC and at t6 the Supervisor ASIC issues a Drain Buffer message.
As depicted in
Thus, in the described system the low-priority data stream doesn't get killed by continuing interruptions by high-priority messages. The low-priority data stream continues be transmitted during intervals between high-priority transmissions.
The invention has now been describe with reference to the preferred embodiments. Alternatives and substitutions will now be apparent to persons of ordinary skill in the art. In particular, the 8B/10B decoding scheme is not critical to practicing the invention. Other decoding schemes are feasible that include control characters inserted into a data stream. Further, the particular message types utilized as examples are not critical to practicing the invention.
| Number | Name | Date | Kind |
|---|---|---|---|
| 5043981 | Firoozmand et al. | Aug 1991 | A |
| 5852723 | Kalkunte et al. | Dec 1998 | A |
| 6393457 | Allison et al. | May 2002 | B1 |
| 6496516 | Dabecki et al. | Dec 2002 | B1 |
| 6741559 | Smeulders et al. | May 2004 | B1 |
| 6990114 | Erimli et al. | Jan 2006 | B1 |
| 20020083185 | Ruttenberg et al. | Jun 2002 | A1 |
| 20020085582 | Kim | Jul 2002 | A1 |
| 20050120149 | Skarpness | Jun 2005 | A1 |
| Number | Date | Country |
|---|---|---|
| 1 128 612 | Aug 2001 | EP |
| WO 0126326 | Apr 2001 | WO |
| Number | Date | Country | |
|---|---|---|---|
| 20040205266 A1 | Oct 2004 | US |