"A 8 GHz silicon bipolar clock-recovery and data-regenerator IC", Pottbacker, A.; Langmann, U., Solid-State Circuits Conference, 1994. Digest of Technical Papers. 41st ISSCC., 1994 IEEE International, 1994, pp. 116-117. |
"A 150 Mbit/s CMOS clock recovery PLL including a new improved phase detector and a fully integrated FLL", Routama, J.; Koli, K.; Halonen, K., Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on vol. 1, 1998. |
"Time synchronization over the Internet using an adaptive frequency-locked loop", Levine, J., Ultrasonics, Ferroelectrics and Frequency Control, IEEE Transactions on vol. 46 Jul. 4, 1999, pp. 888-896, 1994. |