MIPS Technologies, Inc., “MIPS IV Instruction Set”, Revision 3.2, Sep. 1995, pp. A-10 through A-11 and A-16 through A-118. |
Darcy, Joe and Fähndrich, Manuel, Computer Science Division, EECS University of California at Berkeley, “IRAM Project #1 History and State-of-the-Art of Compiler Controlled Hierarchy”, http://cs.berkeley.edu/˜darcy . . . mpcache/discussion/discussion.html (Dec. 29, 1997), Feb. 16, 1996, pp. 1-11. |
Sun Microsystems, “5.0 Software Prefetch and multiple-outstanding misses”, http://www.sun.com/sparc/appnotes/802-7254-01/513 0.html (Dec. 20, 1997), pp. 1-4. |
Weaver, David L. and Germond, Tom, “The SPARC Architecture Manual”, SPARC International, Version 9, 1994, pp. 300-305. |
Chen et al. Data Access Microarchitecture for Superscalar Processors with Compiler-Assisted Data Pretching; ACM 1991.* |
Saavedras et al.; Improving the Effectiveness of Software Prefetching With Adaptive Execution; 1996.* |
Mowry, Todd C., “Tolerating Latency Through Software-Controlled Data Prefetching”, Ph.D. dissertation, Dept. of Electrical Engineering, Stanford University, Mar. 1994, pp. i-202. |
Motorola Inc., “PowerPC™ Microprocessor Family: The Programming Environments”, Motorola Inc., G522-0290-00, Rev. Jan. 1, 1997, pp. 4-64 through 4-68, 5-8 through 5-11, and 8-50 through 8-51. |
Digital Equipment Corporation, “Alpha Architecture Handbook”, EC-Qd2KB-TE, Oct. 1996, pp. 4-138 through 4-139 and A-10 through A-11. |