Preventing an overloading of the electronic evaluation system due to voltage spikes in magneto-inductive flowmeters

Information

  • Patent Grant
  • 7830153
  • Patent Number
    7,830,153
  • Date Filed
    Friday, June 20, 2008
    16 years ago
  • Date Issued
    Tuesday, November 9, 2010
    14 years ago
Abstract
The disclosure relates to a circuit arrangement for preventing overloading of magneto-inductive flowmeters. The disclosure can protect the amplifiers which are connected downstream thereof or the electronic evaluation system from overloading. To this end, the signal input circuit is provided with additional voltage-limiting diodes disposed downstream of the impedance converters so that eventual voltage tips are prevented during modulation in the downstream amplifiers of the evaluation electronics.
Description
TECHNICAL FIELD

The disclosure relates to the known measuring principle used in magneto-inductive flowmeters (MIF). For example, the disclosure relates to an electronic circuit which allows interference voltage spikes Uint, which can be additively superposed on the useful signals of the signal voltage U0, and thus lead to an overloading of the electronic evaluation system, to be eliminated.


BACKGROUND INFORMATION

If an electronic evaluation system is overloaded, then the measured value cannot be determined during the overload. The current state of the art is to keep the measured value by means of downstream filter functions until interference-free signals are present once again. A disadvantage of the aforementioned method is the increased response time of the measuring system.

Signal voltage U0=kvBD+Uint


SUMMARY

Exemplary embodiments disclosed herein can damp the interference spikes occurring in the measurement procedure more strongly in order to protect the downstream amplifier.


A circuit arrangement for preventing an overloading of magneto-inductive flowmeters is disclosed, wherein the signal input circuit is provided with additional voltage-limiting diodes downstream of the impedance converters in such a way that possible interference spikes are prevented from passing through to the downstream amplifier of the electronic evaluation system.


A circuit arrangement for preventing an overloading of magneto-inductive flowmeters is disclosed, wherein the signal input circuit is provided with additional semiconductor components and/or an amplifier circuit with a low wattage downstream of the impedance converters so that possible interference spikes are prevented from passing through to the downstream amplifier of the electronic evaluation system.


In another aspect, a method is disclosed for preventing an overloading of magneto-inductive flowmeters based on a circuit arrangement. The method comprises providing a signal input circuit with voltage-limiting diodes downstream of an impedance converters to prevent possible interference spikes from passing through to a downstream amplifier.





BRIEF DESCRIPTION OF THE DRAWING

An exemplary embodiment to eliminate interference spikes superposed on the useful signal is illustrated. Specifically, a single FIGURE shows an exemplary electronic circuit diagram as described in the following text.





DETAILED DESCRIPTION

The disclosure relates to the known measuring principle used in magneto-inductive flowmeters (MIF). The physical effect used to measure the flow velocity is the law of induction. If an electrically conductive measuring material is lead through a magnetic field {right arrow over (B)}, an electric field {right arrow over (E)} which is perpendicular to the flow direction {right arrow over (v)} and the direction of the magnetic field is generated in the measuring material.


The disclosure relates to an exemplary electronic circuit embodiment which allows interference voltage spikes Uint, which can be additively superposed on the useful signals of the signal voltage U0, and thus lead to an overloading of the electronic evaluation system, to be eliminated.


It is now the idea of the disclosure to connect additional voltage-limiting diodes 10 downstream of the impedance converters 12a, 12b in the signal input circuit 1 illustrated in the circuit diagram, in order to prevent passing possible interference spikes, and to protect the downstream amplifiers 14a, 14b, 14c of the electronic evaluation system from overloading.


It is known to operate impedance converters with an amplification of 1. The signal voltage needs to be amplified a number of times by the subsequent amplifier stages of the electronic evaluation system in order to evaluate the very small signal voltages. Interference spikes which occur are generally much greater than the signal voltage and can thus lead to an amplifier overload.


The illustrated exemplary circuit embodiment allows elimination of the interference spikes from the amplifier stages, so that overloading, and thus interference, of the measurement operation cannot occur.


In an alternative exemplary embodiment, the voltage-limiting diodes 10 are simply exchanged for corresponding semiconductor components and/or an amplifier circuit with a decreased wattage.


It will be appreciated by those skilled in the art that the present disclosure can be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The presently disclosed embodiments are therefore considered in all respects to be illustrative and not restricted. The scope of the disclosure is indicated by the appended claims rather than the foregoing description and all changes that come within the meaning and range and equivalence thereof are intended to be embraced therein.

Claims
  • 1. An overload prevention circuit comprising: a first and second input; a first impedance converter connected to receive an input signal from the first input and provide an output signal to amplifier;a second impedance converter connected to receive an input signal from the second input and provide an output signal to the amplifier; andplural pairs of voltage-limiting diodes connected in series between the first and second impedance converters and the amplifier, wherein the output of each impedance converter is connected between a respective one of the pairs of diodes to prevent the input of interference spikes to the amplifier.
  • 2. The circuit arrangement of claim 1, wherein the amplifier is included in an electronic evaluation system.
  • 3. An overload prevention circuit, comprising: a first input and a second input;a first impedance converter that receives a signal from the first input;a second impedance converter that receives a signal from the second input;an amplifier circuit connected to receive a first impedance converted signal from the first impedance converter and a second impedance converted signal from the second impedance converter;plural voltage-limiting diodes connected in series between the first and second impedance converters and an input of the amplifier circuit, wherein the output of each impedance converter is connected to the diodes to limit interference spikes on an output of each of the first and second impedance converters.
  • 4. The circuit arrangement of claim 3, wherein the amplifier circuit is included in an electronic evaluation system.
Priority Claims (2)
Number Date Country Kind
10 2005 061 836 Dec 2005 DE national
10 2006 007 394 Feb 2006 DE national
RELATED APPLICATION

This application claims priority under 35 U.S.C. §119 to German Patent Application No. 10 2005 061 836.7 filed in Germany on Dec. 23, 2005 and German Patent Application No. 10 2006 007 394.0 filed in Germany on Feb. 17, 2006, and as a continuation application under 35 U.S.C. §120 to PCT/EP2006/011991 filed as an International Application on Dec. 13, 2006 designating the U.S., the entire contents of which are hereby incorporated by reference in their entireties.

US Referenced Citations (7)
Number Name Date Kind
4562547 Shauger Dec 1985 A
5210496 Hafner May 1993 A
5509306 Yamamoto et al. Apr 1996 A
5525924 Ueno et al. Jun 1996 A
6505517 Eryurek et al. Jan 2003 B1
20020117009 Keech Aug 2002 A1
20040130326 Yamamoto Jul 2004 A1
Foreign Referenced Citations (5)
Number Date Country
29 41 383 May 1981 DE
35 28 230 Feb 1986 DE
43 39 771 Jun 1995 DE
2 152 220 Jul 1985 GB
6-111175 Apr 1994 JP
Related Publications (1)
Number Date Country
20080307892 A1 Dec 2008 US
Continuations (1)
Number Date Country
Parent PCT/EP2006/011991 Dec 2006 US
Child 12143536 US