Claims
- 1. A printed circuit board card having terminals electrically connecting with cooperating terminals on a slot for receiving said card, said slot being located on a main circuit board of a computer system, said main circuit board including a central processing unit (CPU), memory coupled to said CPU to receive addresses of memory locations from said CPU and to provide data to said CPU, 32-bit address bus being coupled to said CPU and to said memory to address said memory, and input/output circuitry coupled to said memory to provide data to said memory and coupled to said CPU to receive control signals from said CPU, said slot being coupled to said 32-bit address bus, said CPU including an address generation means for generating 2.sup.32 different addresses ranging from location $0000 0000 to location $FFFF FFFF, said locations being in hexadecimal notation, said slot having a distinct number in said computer system and being coupled to distinct identification line means on said main circuit board, said distinct identification line means providing a distinct signal to said slot, said distinct signal identifying the distinct number of said slot, said card comprising a decoding means coupled to said distinct identification line means for receiving said distinct signal, said decoding means comparing said distinct number to an address appearing on said 32-bit address bus, said decoding means causing 256 megabytes of memory space to be reserved for said slot such that, where said distinct number of said slot is X, said 256 megabytes of memory space begins at location $X000 0000 and ends at location $XFFF FFFF, said locations being in hexadecimal notation and wherein said card in slot X includes a second memory disposed on said card, said second memory being coupled to said CPU through said 32-bit address bus to receive addresses of memory locations from said CPU and to provide data to said CPU, said second memory being coupled to said 32-bit address bus which provides, during a first cycle, an address and receives during a second cycle, data located at said address, wherein said second memory has memory locations reserved beginning at location $X000 0000 and ending at location $XFFF FFFF, and wherein X may be any number between 1 and 14.
Parent Case Info
This is a continuation of application Ser. No. 07/025,500 filed Mar. 13, 1987 now U.S. Pat. No. 4,905,182.
US Referenced Citations (13)
Foreign Referenced Citations (4)
Number |
Date |
Country |
1380776 |
Jan 1975 |
GBX |
2060961 |
May 1981 |
GBX |
2101370 |
Jan 1983 |
GBX |
2103397 |
Feb 1983 |
GBX |
Non-Patent Literature Citations (1)
Entry |
NUBUS-Asimple 32 Bit Backplane Bus P 1196 Specif. Draft 2.0 (I.E.E.E.), Dec. 15, 1986, This document is a draft specification of the P 1196 working group of the microprocessors standards committee of IEEE, pp. (11-60). |
Continuations (1)
|
Number |
Date |
Country |
Parent |
25500 |
Mar 1987 |
|