Takenaka et al. "High Mobility Poly-Si-TFTs Using Solid Phase Crystallized a-Si Films Deposited by Plasma Enhanced Chemical Vapor Deposition", Extended Abstracts of the 22.sup.22nd (1990 International) Conference on Solid State Devices and Materials, Sendai, 1990, pp. 955-958. |
Lee et al. "New Robust n.sup.+ /p.sup.+ Dual-Gate CMOS Technology Optimized for Low Power Operation" International Journal of High Speed Electronics and Systems, vol. 5, No. 2 Jan. 1994 135-143. |
Parrillo "Process and Device Consideration for Micron and Submicron CMOS Technology", Motorola, Inc. IEDM 85, 1985. |
Wong et al. "Doping of N.sup.+ and P.sup.+ Polysilicon in a Dual-Gate CMOS Process" IBM Research Division, T.J. Watson Research Center, 1988. |
Seiichi, Patent Abstracts of Japan, Publication No. JP7302844, Publicaton Date Nov. 14, 1995, "Dual Gate Structured Complementary MIS Semiconductor Device". |
Taro, Patent Abstracts of Japan, Publication No. JP8031947, Publication Date Feb. 2, 1996, "CMOS Semiconductor Device and its Manufacture". |