International Journal of High Speed Electronics and Systems, vol. 5, No. 2, 1994, pp. 135-143, D. Yu et al. |
International Journal of High Speed Electronics and Systems, vol. 5, No. 2 (1994), World Scientific Publishing Company, D.C.H. Yu et al, New Robust n.sup.+ /p.sup.+ Dual-Gate CMOS Technology Optimized for Low Power Operation, pp. 135-143. |
IEDM (1988), IBM Research Division, T.J. Watson Research Center, Yorktown Hts., N.Y., Doping of N.sup.30 And P.sup.+ Polysilicon in a Dual-Gate CMOS Process, C.Y. Wong et al, pp. 238-241. |
IEDM (1985), (Invited Paper), Motorola, Inc., Austin, TX., Process and Device Considerations for Micron and Submicron CMOS Technology, L.C. Parrillo, pp. 398-402. |