“An EEPROM for Microprocessors and Custom Logic”, By Roger Cuppens et al., IEEE Journal of Solid-State Circuits, vol. SC-20, No. 2, Apr. 1985, pp. 603-608. |
“An Experimental 5-V-Only 256-kbit CMOS EEPROM with a High-Performance Single-Polysilicon Cell”, By Jun-Ichi Miyamoto et al., IEEE Journal of Solid State Circuits, vol. SC-21, No. 5, Oct. 1986, pp. 852-860. |
“A Single Poly EPROM For Custom CMOS Logic Applications”, By Reza Kazerounian et al., IEEE 1986 Custom Integrated Circuits Conference, pp. 59-62. |
“TI's quantum leap”, Electronic Engineering Times, Issue 517, Dec. 19, 1988 pp. 1 and 86. |
“An EPROM Cell Structure foe EPLDs Compatible with Single Poly Gate Process”, By Kuniyushi Yoshikawa et al., Extended Abstracts of the 18th (1986 International) Conference on Solid State Devices and Materials, Tokyo, 1986, pp. 323-326. |
“New Memory-Cell Design May Lower EPLD Costs”, By Charles L. Cohen, Electronics, Sep. 4, 1986, p. 30. |
“A Modulat 1μm CMOS Single Polysilicon EPROM PLD Technology”, By P.J. Cacharelis et al., 1988 IEEE, pp. 60-IEDM 88 to 63-IEDM 88. |
“A Microprogrammable Processor Using Single Poly EPROM”, By Kenneth J. Schultz, 1988, pp. 1-97 (plus appendix). |
“SIPPOS (Single Poly Pure CMOS) EEPROM Embedded FPGA by News Ring Interconnection and Highway Path”, By Katsuhiko Ohsaki et al., IEEE 1994 Custom Integrated Circuits Conference, pp. 189-192. |
“A CMOS Compatible Single Poly EPROM”, By David H.K. Hoe, 1988, pp. 1-74 (plus appendix). |
“Design, Characterization and Modeling of Single Poly EPROM Cells”, By Davie H.K. Hoe et al., p. 85. |
“A 9ns, Low Standby Power CMOS PLD with a Single-Poly EPROM Cell”, by Scott Frake et al., 1989 IEEE International Solid-State Circuits Conference, Feb. 17, 1989, pp. 230-231 and 346. |
“A microprogrammable processor using single poly EPROM”, By Kenneth J. Schulz et al., Integration, the VLSI journal 8 (1989) pp. 189-199. |
“A Single-Poly CMOS Process Merging Analog Capacitors, Bipolar and EPROM Devices”, By T-I Liou et al., 1989 Symposium on VLSI Technology, Digest of Technical Papers, pp. 37-38. |
“Cell and Circuit Design for Single-Poly EPROM”, By David H.K. Hoe et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 4, Aug. 1989, pp. 1153-1157. |
“Trimming Analog Circuits Using Floating-Gate Analog MOS Memory”, By L. Richard Carley, IEEE Journal of Solid-State Circuits, vol. 24, No. 6, Dec. 1898, pp. 1569-1575. |
“An EPROM Cell Structure for EPLD's Compatible with Single Poly-Si Gate Process”, By Kuniyoshi Yoshikawa et al., Toshiba's Selected Papers on Science and Technology, 1991, vol. 3, No. 1 Semiannual, pp. 79-83. |
“A Single Poly EEPROM Cell Structure for Use in Standard CMOS Processes”, By Katsuhiko Ohsaki et al., IEEE Journal of Solid-State Circuits, vol. 29, No. 3, Mar. 1994, pp. 311-316. |
“An ERPOM Cell Structure for EPLD's Compatible with Single Poly-Si Gate Process”, IEEE Transactions on Electron Devices, vol. 37, No. 3, Mar. 1990, pp. 675-679. |
“A fully modular 1 μm CMOS technology incorporating EEPROM, EPROM and interpoly capacitors”, By Philip J. Cacharelis et al., 20th European Solid State Device Research Conference, Nottingham, Sep 1-13, 1990, pp. 547-550. |
“A study of the oxide grown on WSi2”, By P. Ghezzi et al., Semiconductor Science and Technology, vol. 6, No. 7, Jul. 1991, pp. 684-689. |
“A Novel Integration Technology of EEPROM Embedded CMOS Logic VLSI Suitable for ASIC Applications”, By Masataka Takebuchi et al., IEEE 1992 Custom Integrated Circuits Conference, pp. 9.6.1-9.6.4. |
“Analysis of Writing and Erasing Procedure of Flotox EEPROM Using the New Charge Balance Condition (CBC) Model”, By Satoshi Sugino et al., NUPAD IV May 31-Jun. 1, 1992, pp. NUPADIV-65 to NUPADIV-69. |
“A Planar Type EEPROM Cell Structure by Standard CMOS Process and Applications”, By Katsuhiko Ohsaki et al., pp. 55-56. |
“A Planar Type EEPROM Cell Structure by Standard CMOS Process for Integration with Gate Array, Standard Cell, Microprocessor and for Neural Chips”, By Katsuhiko Ohsaki et al., IEEE 1993 Custom Integrated Circuits Conference, pp-23.6.1-23.6.4. |
“ASICs spread through new system design”, By Sam Weber, Electronic Engineering Times, May 10, 1993, pp. 16, 54, and 58. |
“Semiconductor Industry & Business Survey—Company Update: American Microsystems, Inc.”, Jun. 28, 1993, pp. 8-12. |
“High Voltage Circuits in Standard CMOS Processes”, By Corey Petersen et al., 1982 IEEE, pp. 287-291. |
Sze, S.M., Physics of Semiconductor Devices, 2nd Ed., John Wiley & Sons, New York, 1981, pp. 496-506. |
Integrated Circuit Systems, Inc.'s Answer and Counterclaims to First Amended Complaint for Patent Infringement, U.S. District Court, District of Delaware, Docket No. C.A. No. 01-199-SLR, May 3, 2001, pp. 1-7. |