Programmable logic cell

The section entitled "Description of the Preferred Embodiment(s)," and the drawings, from each of the above-referenced related U.S. patent applications are hereby expressly incorporated herein by reference.
TECHNICAL FIELD
This invention relates in general to integrated circuit devices, and, more specifically, to programmable integrated circuit devices having a plurality of programmable logic cells and a programmable interconnection network.
BACKGROUND OF THE INVENTION
Programmable integrated circuits are known in the art and include programmable logic devices ("PLDs"), Programmable Array Logic ("PALs"), and Programmable Logic Arrays ("PLAs"). Each of these programmable circuits provides an input AND logic plane followed by an OR logic plane. An output function can thus be calculated which is the sum of the products of the input terms. The logic planes are usually programmable such that the initial general layout of the planes may be customized for a particular application.
A more general approach to programmable circuits involves providing an array of distinct, uncommitted logic cells in a Programmable Gate Array ("PGA"). A programmable interconnect network is usually provided to interconnect the cells, and to provide data input to, and output from, the array. Customization or programming of the otherwise generally-designed logic cells and interconnect network is performed for a particular application. One such array is a Mask Programmable Gate Array ("MPGA"), wherein the configuration of the cells and the wiring network occurs when adding the final layers of metallization to an integrated circuit. A modified approach involves the use of laser-directed energy to customize the metallization pattern. Another such array is a Field Programmable Gate Array ("FPGA"), wherein the configuration can be performed by a user, in the "field." Such configuration may be effected by using electrically programmable fusible links, antifuses, memory-controlled transistors, floating-gate transistors, or the like.
Regardless of the type of programming employed, the basic logic functions of a given FPGA or MPGA are in large part defined by the capabilities of the uncommitted or unprogrammed logic cell, and its interface to the interconnect network.
Several approaches have developed in the art for the implementation of programmable logic cells. The first, generally referred to as the Look-Up Table ("LUT") approach, involves using a memory unit inside of each logic cell which stores a user-defined output function for each of the possible combinations of input terms. For example, a 4-input, 1-output LUT may comprise a 2.sup.4 .times.1-bit memory. Thus, a 1-bit value is defined (by the user) for each of the 16 different possible input combinations, and that value is selected (and output) when that combination occurs. However, there are actually 2.sup.16 or 65,536 possible combinations of memory states for the 2.sup.4 .times.1-bit memory. This large number of potential memory states may cause design problems if common fixed-library technology is employed for technology mapping user circuit designs onto LUTs.
Another approach to logic cell implementation involves using standard cells, and programmable signal selection within and about the cell. FIG. 1 depicts an example of a currently known standard cell 10. Fixed logic gates 12a-d are employed in a parallel, cascaded formation. The inputs to the cell from a wiring network can be selected with multiplexers 14a-c, and the available output logic signals 16a and 16b can be selectively applied to the cell output nodes 18a and 18b, respectively. About 44 different programmed configurations are presently available in one commercial product which employs this cell, which is a relatively small number of functions when compared with the large number available with the 4-input LUT discussed above. Fixed-library technology mapping, however, is easily implemented using this type of cell.
Another important concern of PGA designers involves the level of connectivity between the interconnect network and the logic cell. A higher level of connectivity will ease the place and route design cycle and improve the overall flexibility of the system. In the prior art system of FIG. 1, input signal lines 20a and 20b are "direct" connections from adjacent cells. In addition, only a single, separate switching system 22 is provided for input from, and output to, the four "L" buses (which, in this particular array, constitute general connections between any of the logic cells in the array). This level of connectivity is somewhat restrictive.
What is needed, therefore, is a standard cell which can employ widely-available fixed-library mapping technology, but which can also provide much of the high functionality of a LUT-based cell. In addition, a higher level of connectivity between the cell and the surrounding interconnect network is desirable to increase the overall flexibility of the array.
SUMMARY OF THE INVENTION
Briefly summarized, the present invention, in one aspect, is a programmable logic cell including first and second logic gates. Each of the first and second logic gates has at least two inputs, an output, and a control node. Each of the first and second logic gates is configurable to perform one of a predetermined set of logic functions on logic signals supplied to its respective at least two inputs. Each of the first and second logic gates is configured using its respective control node.
The cell further includes third and fourth logic gates. Each of the third and fourth logic gates has first and second inputs, the first input of at least one of the third and fourth logic gates being connected to the output of the first logic gate, the second input of at least one of the third and fourth logic gates being connected to the output of the second logic gate. Each of the third and fourth logic gates further includes an output.
The programmable logic cell may include a first multiplexer and a second multiplexer, wherein the first multiplexer has a first input connected to the output of the first logic gate and a second input connected to the output of one of the third logic gate and the fourth logic gate. The second multiplexer has a first input connected to the output of the second logic gate, and a second input connected to the output of one of the third logic gate and the fourth logic gate. The outputs of each of the first and second multiplexers are routed back into an available input of the other respective multiplexer.
The programmable logic cell may further include a data storage circuit having an input connected to the output of the fourth logic gate, and an inverter having an input connected to the output of the third logic gate. In this configuration, the first multiplexer of the programmable logic cell has a first input connected to the output of one of the first logic gate, the inverter, and the data storage circuit, and may include a second input connected to the output of the second multiplexer. The second multiplexer would include a first input connected to the output of one of the second logic gate, the third logic gate and the fourth logic gate, and may further include a second input connected to the output of the first multiplexer.
The programmable logic cell may include a first programmable inverter having an input connected to a first cell input node, an output connected to one of the two inputs of the first logic gate, and a control node such that a signal presented at the first cell input node may be controllably inverted or not before being passed to one of the two inputs of the first logic gate. The logic cell may further include a second programmable inverter having an input connected to a second cell input node, an output connected to one of the two inputs of the second logic gate, and a control node such that a logic signal presented at the second cell input node may be controllably inverted or not before being passed to one of the two inputs of the second logic gate.
A single memory means may be provided, connected to the control nodes of the first and second logic gates, for commonly configuring both the first and second logic gates. A single memory means may be provided, connected to the control nodes of the first and second programmable inverters, for commonly controlling both the first and second programmable inverters.
The predetermined set of logic functions of the first and second logic gates may consist of a NAND function and a NOR function. The third logic gate may be a NAND gate, and the fourth logic gate may be an XNOR gate.
In another aspect of the invention, a programmable logic cell is provided having a cell input node and a plurality of combinational or sequential logic circuits. The programmable logic cell may further include an inverter circuit for programmably inverting an input logic signal, the inverter circuit having an inverter input node connected to the cell input node for accepting the input logic signal, an inverter output node for providing logic signals to one of the plurality of combinational or sequential logic circuits, and an inverter control node. The inverter is programmable into a first state wherein a logic signal representing the complement of the input logic signal is provided to the inverter output node, and a second state wherein a logic signal representing the non-complement of the input logic signal is provided to the inverter output node. The inverter circuit buffers the input logic signal in both said first and second states.
The inverter circuit may comprise an XNOR circuit having first and second inputs, wherein the first input of the first XNOR circuit is the inverter input node, the second input of the XNOR circuit is the inverter control node, and the output of the XNOR circuit is the inverter output node.
In yet another aspect of the invention, a programmable integrated circuit array is provided having a plurality of logic cells arranged therein, and an interconnect network. The interconnect network includes a first plurality of interconnect conductors for carrying signals to or from a first one of the plurality of logic cells. The first one of the plurality of logic cells includes four logic input nodes, two logic output nodes and four input multiplexers. Each input multiplexer has an output connected to a corresponding one of the four logic input nodes. First and second ones of the four input multiplexers each has a first plurality of inputs connected to each of the first plurality of interconnect conductors. The cell further includes four programmable input inverters wherein each programmable input inverter has an input node connected to a corresponding one of the four logic input nodes. Each programmable input inverter further includes an output node. The cell further includes first and second logic gates, each gate having two inputs, and each being configurable to perform one of a predetermined set of functions on signals at their inputs. Each of the two inputs of each of the first and second logic gates is connected to a corresponding one of the output nodes of the four programmable input inverters.
The first logic cell of the integrated circuit array may further include an output multiplexer having an input for receiving a logic state from either of the two logic output nodes. The output multiplexer further includes a plurality of outputs connected to each of the first plurality of interconnect conductors. The output multiplexer is generally independent of each of the four input multiplexers.
The first logic cell of the programmable integrated circuit array may further include third and fourth logic gates. Each of the third and fourth logic gates has a first and a second input. The first inputs of the third and fourth logic gates both are connected to an output of the first logic gate, and the second inputs of the third and fourth logic gates both are connected to an output of the second logic gate.
The plurality of logic cells of the integrated circuit array may further include a plurality of proximate logic cells positioned proximate to the first logic cell. The interconnect network in this case includes a second plurality of interconnect conductors for carrying signals generally directly from each of the plurality of proximate logic cells to the first logic cell. At least a third one of the four input multiplexers comprises a plurality of inputs, each of the plurality of inputs being connected to a respective one of the second plurality of interconnect conductors.
A variety of signals other than those carried on the interconnect network can be applied to the input multiplexers including a low-skew signal from a low-skew signal network (e.g., clock), a logic state "0," and a logic state "1." The first logic cell may further include a feedback path between one of the two logic output nodes and an input of one of the four input multiplexers, and the feedback path may include an inverter or buffer.
The present invention, as summarized above, provides a standard cell which can be programmed using widely available fixed-library mapping technology, and which also provides much of the high functionality of a LUT-based cell. An accordingly large number of functions can be implemented in the cell. A much higher level of connectivity between the cell and the interconnect network is also provided to increase the overall flexibility of the array.

BRIEF DESCRIPTION OF THE DRAWINGS
The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the concluding portion of the specification. The invention, however, both as to organization and method of practice, together with further objects and advantages thereof, may best be understood by reference to the following detailed description of a preferred embodiment and the accompanying drawings in which:
FIG. 1 illustrates an example of a programmable logic cell which is known in the art;
FIG. 2 illustrates a programmable gate array having a plurality of programmable logic cells pursuant to the principles of the present invention arranged therein;
FIG. 3 depicts a portion of a programmable gate array having a plurality of programmable logic cells pursuant to the principles of the present invention arranged therein, and an interconnect network connecting the programmable logic cells;
FIG. 4 depicts the connectivity between a single programmable logic cell and the surrounding interconnect network pursuant to the principles of the present invention;
FIG. 5 is a key to symbols employed in FIG. 4;
FIG. 6 depicts the elements of a single programmable logic cell pursuant to the principles of the present invention;
FIG. 7 is a schematic of a configurable logic ate employed in the programmable logic cell pursuant to the principles of the present invention;
FIGS. 8a-8d depict a logic diagram and schematics of the programmable input inverter employed in the programmable logic cell pursuant to the principles of the present invention;
FIG. 9 depicts a preferred embodiment of the arrangement of fixed logic gates in the logic cell of the present invention;
FIG. 10 depicts the location of configuration memory cells Mnn in the logic cell of FIG. 6;
FIG. 11 depicts additional detail regarding the use of the configuration memory cells in the logic cell of FIG. 6; and
FIG. 12 depicts additional detail regarding the tri-state buffer control in the logic cell of FIG. 6.

DESCRIPTION OF THE PREFERRED EMBODIMENT(S)
With reference to FIG. 2, there is shown a layout of a programmable gate array 30 comprising a plurality of logic cells 32. In this particular embodiment, the plurality of programmable logic cells comprises a 56.times.56 array of cells divided into sectors of cells, wherein each sector is defined by an 8.times.8 group of cells. Also depicted are input/output pins 34 along the perimeter of the array which may be used for data input and output. In addition, certain pins may be used as clock pins, reset pins, or for configuration pins for programming the programmable resources of the array 30. The input/output portion of the array can be implemented according to the above-incorporated portions of the U.S. Patent application entitled "PROGRAMMABLE ARRAY I/O--ROUTING RESOURCE."
With reference to FIG. 3, there is shown a single sector 40 of programmable logic cells of the array of FIG. 2. A single sector comprises logic cells 42.sub.1,1 to 42.sub.8,8. With reference to logic cell 42.sub.1,6, the cell is shown generally surrounded by vertical interconnect conductors 44a and 44b, and horizontal interconnect conductors 46a and 46b. These horizontal and vertical interconnect conductors are positioned between each row and column of the array and provide connections between any two logic cells in the array, or between any logic cell in the array and the input/output pins. The interconnect conductors together form the overall interconnect network of the programmable array. Programmable resources within the interconnect network may be provided in addition to those in programmable logic cells. The programmable resources in the interconnect network may include, for example, switching elements 48 which allow signals to be transmitted between two vertical conductors. In addition, bus turns (not shown) may be employed to provide programmable interconnections between a specified vertical and a specified horizontal interconnect conductor. The interconnect network can be implemented according to the above-incorporated portions of the U.S. Patent application entitled "PROGRAMMABLE ARRAY INTERCONNECT NETWORK."
FIG. 4 depicts, in greater detail, the preferred connections available between a logic cell 50 and the proximate interconnect conductors pursuant to the principles of the present invention. The interconnect conductors include vertical groups 52a and 52b and horizontal groups 54a and 54b. The interconnect definitions are contained within regions 56a-d as indicated by "cell access" point (see key in FIG. 5). It is evident that each vertical and horizontal group contains sevens buses labeled L1-L4, E1-E2, and S1. It is further evident that cell access points are only allotted to the buses labelled L1-L4, the "local" buses, and that no cell connections are maintained between the cell and (longer) buses E1-E2 and S1.
In addition to the connections to the L1-L4 buses, the logic cell maintains direct connections 58a-h to adjacent cells via F and G direct connect buses. Thus, the interconnect network actually comprises sets of general interconnect buses L1-L4, E1-E2 and S1, as well as dedicated, direct-connect buses carrying signals between adjacent logic cells. The inputs to the cell are routed to input nodes labeled E, F, G and H. The subscripts N, S, E and W indicate the direction (i.e., north, south, east and west) of the signal source or destination buses relative to the cell. Those of ordinary skill in the art will recognize that the buses may actually run over the cell, in chip metallization layers, and that there would likely be few, if any, physical distinctions between the parallel N/S and E/W buses.
It should be evident to one of ordinary skill in the art that there are numerous ways of providing the connections generally defined in regions 56a-d of FIG. 4. For example, each cell access point, e.g., cell access point 62, could comprise a pass transistor, an EPROM, a fusible link or an antifuse which effects the desired isolation or connection between the input to the logic cell and the intersecting conductor. A user, upon requiring a connection at any particular access point, would then only be required to perform the proper programming to effect the connection at the access point. A laser-programmed device could also employ optional welds at the access points. The required connections are provided by either including or excluding the welds. A mask-programmed device would simply include or omit the relevant connections. Any structure for signal selection in which before programming, a plurality of signals are available for selection, and after programming, one of the signals is selected, is referred to herein as a multiplexer. A "connection," as used herein regarding these regions and in all other areas, and unless otherwise expressly indicated, broadly denotes either a direct, conductive connection between conductors, or an indirect (e.g., buffered/inverted) interface in which the information from one conductor is nevertheless supplied to the other conductor. Similarly, an "input" or an "output" denotes either a direct or indirect (e.g., buffered/inverted) interface, unless otherwise expressly indicated.
In the presently preferred embodiment, to form the connections, pass gate multiplexers are employed which are controlled by static random access memory (SRAM) cells. The SRAM cells are directly or indirectly (through decoders) tied to the gates of he pass gates within a pass gate multiplexer thus controlling the state of the pass gates. For example, the logic cell includes an E.sub.in multiplexer which would control the E input connections 60a-d. In this particular embodiment, a single connection is routed from each potential bus into the source/drain combination of a transmission gate, and the drain/source combination of the transmission gate is routed to the input node of the logic cell. Sixteen such transmission gates may be found in a 16:1 pass gate multiplexer and software and decoding logic of the programming system ensures that only one particular pass gate is activated.
As shown in, for example, connection group 58f, it is also possible to multiplex direct connections from adjacent cells and connections from the L1, L2 and L3 local buses. Pursuant to the principles of the present invention, a single multiplexer is employed having a single output and an input which combines potential connections from both direct connect and general interconnect busing. In addition, all of the input local buses from groups 52a, 52b, 54a and 54b can be applied to any one of four inputs (E, F (not shown), G, H) of the logic cell 50. Thus, a much higher level of connectivity is provided to the logic cell from the surrounding interconnect conductors via the highly generalized input multiplexing scheme illustrated in FIG. 4, in contrast to the level of connectivity provided in the prior art cell of FIG. 1.
FIG. 6 depicts a preferred embodiment of a programmable logic cell 70. Programmable multiplexers 78a-d (E, F, G, H) are provided and in the preferred embodiment comprise pass gate multiplexers controlled by SRAM memory bits. As discussed above with reference to FIG. 4, many of the local buses L1-L4 are provided as inputs to each of the E, G and H multiplexers of the preferred embodiment of FIG. 6. In addition, the F direct connects 72a are provided to input multiplexer 78b, and the G direct connects 74a are provided as inputs to multiplexer 78c. Each of the input multiplexers 78a-d comprises an output node which is coupled to a logic cell input node 84a-d. Thus, pursuant to the principles of the present invention, four independent input nodes are provided in the programmable logic cell.
Also depicted in FIG. 6 are programmable input inverters 86a-d at each of the input nodes 84a-d. The circuits within the dashed boxes comprise a functional drawing only, wherein a multiplexer can be used to select an inverted or non-inverted signal from an input node. A preferred embodiment of the programmable input inverters is described in greater detail below with respect to FIGS. 8a-d.
Each of the outputs of the input inverters (M, N, O, P) is respectively coupled to either configurable logic gate 88a or configurable logic gate 88b. More specifically, nodes M and N comprise inputs 110a to gate 88a and nodes O and P comprise inputs 10b to gate 88b. The two configurable logic gates, each having two independent input nodes, are provided pursuant to the principles of the present invention and are described in greater detail below. Briefly, each configurable logic gate is capable of preforming either a NAND function or a NOR function on its respective inputs. The functions that are performed are determined by programming, and in the preferred embodiment the programming facility comprises an SRAM memory cell having its states routed to a control input of gates 88a and 88b.
The outputs of the configurable logic gates, 100a and 100b, are each coupled to three different destinations in the preferred embodiment. More specifically, output 100a is provided to multiplexer 98a and comprises an input to logic gates 90a and 90b. Output 100b is provided to gates 90a and 90b, and to multiplexer 98b. Logic gates 90a and 90b thus comprise a second level of logic functions, but, unlike configurable logic gates 88a and 88b, are fixed in the preferred embodiment, i.e., gate 90a comprises a NAND gate and 90b comprises an XNOR gate. Gates 90a and 90b could also be configurable logic gates, in other embodiments. The implementation of the XNOR gate is discussed in further detail below with respect to FIG. 9. The output 102a of gate 90a is provided to multiplexer 98b and inverter (or buffer) 94. The output 102b of gate 90b is provided to a flip-flop 92 and also to multiplexer 98b. Both of the outputs of the inverter and the flip-flop are provided to multiplexer 98a.
Pursuant to the principles of the present invention, multiplexers 98a and 98b receive inputs 104a and 104b, respectively, and are independently controllable to provide any one of the inputs to a respective cell output node 116a or 116b. Inputs 104a include a connection from the output of multiplexer 98b, and inputs 104b include a connection to the output of multiplexer 98a. Thus, any one of the six generally available logic outputs from the cell is available to either of the two output nodes 116a and 116b. Multiplexers 98a and 98b comprise pass gate multiplexers controlled by SRAM bits in the preferred embodiment, however, can be formed using any of the multiplexing structures discussed above.
Also depicted is a multiplexer 96 having an output connected to output node 116A, a control node connected to the output of inverter node M (connection not shown), and inputs O and P connected (connection not shown) to output inverter nodes O and P. Thus, according to the principles of the present invention, a 2:1 multiplexing function can be easily implemented using the logic cell and a single stage of multiplexing, rather than employing the logic gates. If the logic gates are employed, the select input must be double-wired which leads to routing and timing problems. Multiplexer 96 is controlled by the logic cell signal present at node M. Additional detail regarding the control of multiplexer 96 is provided below with respect to FIG. 11.
The distribution of the signals at the output nodes 116a and 116b is as follows. An inverter (or buffer) 114a can be provided at node 116a which drives the outputs to direct connects 72b. Each one of these direct connection outputs is routed to one of the respective four adjacent neighboring cells. Similarly, inverter (or buffer) 114b may be added to output node 116b. The output of the inverter is then routed to the direct connect output 74b which comprises a connection to each of the respective adjacent cells. In addition, output 116a can be provided via line 124 to a tri-state inverter 122. Tri-state inverter can drive an output multiplexer 80 which, pursuant to the principles of the present invention, can drive signals to each of the L1-L4 buses. This multiplexer operates to independently drive the L buses 82. The tri-state inverter 122 may be controlled via multiplexer 118. The inputs to multiplexer 118 can either comprise a user-defined signal on line 120 which emanates from the G input node 84c, or a fixed "1" or "0" input. Additional detail regarding the control of multiplexers 118 and 80 is provided below with respect to FIG. 12. Again, multiple structures are known to those skilled in the art to provide the multiplexing functions. In the preferred embodiment, multiplexer 118 is a 2:1 AOI (and-or-invert), and multiplexer 80 is implemented with pass gates having gates controlled by SRAM memory cells.
Other features of the programmable core cell include the fixed logic state "1" being available to each of the four input multiplexers 78a-d. Note that an L2 input is eliminated from multiplexers 78a, 78c and 78d to provide this fixed input while maintaining only 16 possible states at each multiplexer. One of the pluraltiy of L2 buses is also eliminated from multiplexer 80, which results in an extra control state, discussed further below with respect to FIG. 12. Further, a fixed logic state "0" is available to input multiplexer 78b. Also available at multiplexer 78b is a feedback signal 112 derived from cell output node 116a. Finally, a clock input is also available to input multiplexer 78b. This clock input is, in addition to the clock input to flip-flop 92, normally provided from a system clock resource. Thus, pursuant to the principles of the present invention, the clock signal is directly available to any of the logic within the logic cell. Without this clock input, to gain access to the clock signal, the clock would be run at two times the desired speed and the "Q" output of the flip-flop would need to be sampled, and the feedback path would be employed to pass the sampled clock signal back into the two multiplexers 78b. Thus, the resources of the logic cell must be dedicated to this sampling and feedback function if the clock signal is not directly provided. The clock distribution throughout the array can be accomplished according to the above-incorporated portions of the U.S. Patent application entitled "PROGRAMMABLE ARRAY CLOCK/RESET RESOURCE." As discussed in that application, the clock network can also be used as a low skew data network. Thus, pursuant to the principles of the present invention, a generally low skew data signal is provided to the multiplexer 78b.
A preferred embodiment of the configurable logic gates 88a-b is depicted in detail in FIG. 7. (Those skilled in the art will recognize that the "T" designations used for the transistors in the following schematics do not generally designate the same transistors if they are repetitively used in separate schematics.) The following discussion applies to either of the gates 88a or 88b, and their respective inputs and outputs. The circuit of FIG. 7 comprises p-channel transistors T1, T3, T5, T7, and T9; and n-channel transistors T2, T4, T6, T8 and T10. The inputs to the circuit include logic signals from nodes M and N (shown in FIG. 6) and a control signal input to p-channel transistor 154 and n-channel transistor 156. This preferred configurable logic gate is designed to perform a NAND function if the control signal is logic "0," and a NOR function if the control signal is logic "1." Note that the control transistors 154 and 156 have been placed closer to their respective voltage supplies such that the output signal is advantageously driven directly by transistors T7, T9, T6 and T10. One feature of this configurable logic gate is that node 152 comprises a commonly-connected node for either the NAND circuit or the NOR circuit. The alternative to providing this shared configuration is to provide separate NAND and NOR circuits having outputs feeding a multiplexer. Such an approach would use significantly more space than the circuit of FIG. 7. The control signal "C" can be provided via a programming facility which, in the preferred embodiment, comprises an SRAM memory cell.
A truth table for each of the NAND and NOR follows and includes the state of the N, M and I nodes.
______________________________________M N I______________________________________C = 0 (NAND):0 0 10 1 11 0 11 1 0C = 1 (NOR):0 0 10 1 01 0 01 1 0______________________________________
FIGS. 8a-d depict a preferred embodiment of the programmable inverters 86a-d of FIG. 6. The following discussion applies to any one of the inverters 86a-d, and its respective inputs and outputs. This preferred approach includes an XNOR gate 86 having an input connected to node E, another input connected to a control node C and an output connected to node M. If C.dbd.0, an inverted version of the signal at node E is present at node M, and if C.dbd.1, a non-inverted version of the signal at E is present at node M.
In contrast to the multiplexer approach generally depicted in FIG. 6, the inverter approach with reference to FIGS. 8a-d provides a buffered signal in both the inverted path and non-inverted path. With a buffered signal, better rise/fall time is provided. This is especially important if the rise/fall time of the input signals are already affected by pass gates used in multiplexers 78a-d, shown in FIG. 6. Another advantage of this approach is a better timing balance between the inverted and the non-inverted signal paths.
FIG. 8b is a schematic of the inverter XNOR gate and comprises p-channel transistors T1, T3, T5, T7 and T9; and n-channel transistors T2, T4, T6, T8 and T10, FIG. 8c depicts the resultant circuit when the control signal C is set at logic "0." Inverter 90, having its input tied to the voltage supply, provides a low logic "0" state to node M if the inputs at node E are logic "1." Transistor T9 provides a logic "1" to node M if node E is set to logic "0." Note that the delay encountered is approximately the turn on delay of either transistor T9 or T10, and that the output signal is re-driven.
FIG. 8d depicts the configuration of the inverter circuit when control signal C is set at logic "1." In this case, the circuit merely comprises inverters 96 and 98. The output signal M merely represents a re-driven version of the input signal E, and the delay encountered is dependent on the turn on times of transistors T1, T2, T5 and T6.
FIG. 9 (in which like elements are indicted with like reference numerals) depicts a preferred embodiment of the fixed logic gates 90a and 90b of FIG. 6. XNOR gate 90b can be implemented using a combination of OR gate 162 and NAND gate 164. An output of NAND gate 90a is used as an input to NAND gate 164. Gates 162 and 164 can be implemented in a circuit using a combination of well-known CMOS OR and NAND components.
As discussed above, various technologies are known to those skilled in the art to provide array programmability. Any of these techniques, or variants thereof, can be used to program the logic cell of the present invention. Mask programming techniques include customizing the deposition of the final layers of metallization of an otherwise generally designed integrated circuit (see, for example, U.S. Pat. No. 3,993,919 to Cox et al. entitled "PROGRAMMABLE LATCH AND OTHER CIRCUITS FOR LOGIC ARRAYS," Nov. 23, 1976; and U.S. Pat. No. 4,742,383 to Fitzgerald entitled "MULTI-FUNCTION FET MASTERSLICE CELL," May 3, 1988; both patents assigned to the same assignee as the present application). Laser programming techniques involve customizing the metallization layers following their deposition (see, for example, Raffel et al., "A WAFER-SCALE DIGITAL INTEGRATOR USING RESTRUCTURABLE VSLI," IEEE Journal of Solid-State Circuits, Vol. SC-20, No. 1, February 1985, at pg. 399). Fusible links or antifuses can be employed and offer permanent (non-volatile) programming (see, for example, Millman, "MICROELECTRONICS," McGraw-Hill, Inc., 1979, at pg. 196; and U.S. Pat. No. 4,758,745 to Elgamal et al. entitled "USER PROGRAMMABLE INTEGRATED CIRCUIT INTERCONNECT ARCHITECTURE AND TEST METHOD," Jul. 19, 1988). Erasable programmable read only memory ("EPROM") and electrically erasable programmable read only memory ("EPROM") devices can be used and offer semi-permanent programming. EPROMS and EEPROMS are both electrically programmable and hold their states, even if power is removed. Special erase procedures can be used, however, to reconfigure the devices (see, for example, Wood et al., "AN ELECTRICALLY ALTERABLE PLA FOR FAST TURNAROUND TIME VLSI DEVELOPMENT HARDWARE," IEEE Journal of Solid-State Circuits, Vol. SC-16, No. 5, October 1981, at pg. 570). Finally, volatile random access memory ("RAM") devices are also available which are fully programmable and reprogrammable, but which lose their programmed state if power is removed (see, for example, U.S. Pat. No. 4,177,452 to Balasubramanian et al., Dec. 4, 1979, assigned to the same assignee as the present application). These and other techniques for programming arrays are known to those in the art and are also generally described in the publication entitled "FIELD-PROGRAMMABLE GATE ARRAYS" by S. Brown, R. Francis, J. Rose and Z. Vranesic, Kluwer Academic Publishers, 1992. Each of the above-named sources is hereby incorporated herein by reference in its entirety.
As discussed above, the preferred approach for programming the logic cell of the present invention involves SRAM memory cells, programmed by a user. FIG. 10 depicts preferred connections for SRAM cells M1-28 of the logic cell of FIG. 6. The array can be configured in accordance with the techniques disclosed in the publication entitled "APPLICATION NOTE AT6000 SERIES CONFIGURATION", May 1993, Revision 1B, Atmel Corporation, which is hereby incorporated by reference in its entirety.
Note that inverters at nodes N and O can be commonly controlled by a single memory cell M2. Note also that the programmable logic gates are controlled by a single memory cell M3. In each case, each resource (inverter or gate) of tid pair is controlled identically by the shared memory cell.
FIGS. 11-12 (in which like elements are indicated with like reference numerals) depict additional detail of the control of certain portions of the logic cell of FIG. 6. In FIG. 11, memory cells M7 and M8 control the four possible states of multiplexer 98a. The decoded state LatchS is routed on line 174 to flip-flop 92 to gate the clock. If the flip-flop output is not being routed through multiplexer 98a (i.e., the flip-flop is not in use), the LatchS signal gates the clock off so that the devices connected to the clock network are not unnecessarily switching and thereby wasting power.
Also, because memory cells M5-M8 together control the states of multiplexers 98a and 98b, and because of the cross-coupling of these multiplexers (discussed above), only 15 of the 16 usable states of memory cells M5-M8 are used to control multiplexers 98a and 98b. The state defining a fully cross-coupled configuration is meaningless. This remaining state uses the GS 170 and FS 172 lines to gate the output of cell multiplexer 96.
FIG. 12 (in which like elements are indicated with like reference numerals) depicts an embodiment of multiplexer 118 of FIG. 6 comprising OR gate 180 and NAND gate 182. Because multiplexer 80 contains only 15 configurations, the extra state of control cells M9-M12 is applied to multiplexer 118 using line 186. Both states of cell M28 are applied to multiplexer 118 on line 184. If none of the 15 outputs 82 is selected, tri-state buffer 122 is placed in a high impedance mode with decoded state 186 ("0"). If M28="1, " then tri-state buffer 122 is on and applies the signal from line 124 to the multiplexer 80. If M28="0," tri-state buffer 122 is controlled by the cell signal G on line 120.
The programmable logic cell disclosed above is designed to provide a rich fixed library equally well-suited for both structured and random logic designs. Because the cell is much closer to a standard gate array cell than many other available programmable logic cells, it is much easier to synthesize a design using this logic cell. The programmable logic cell disclosed above has four inputs and three outputs, each with its own multiplexer to select signal origin or destination. Two of the input multiplexers (E and H) can select from any one of the local buses for input. The F input multiplexer can select a signal from the direct interconnect conductors, or the column clock. The G input multiplexer can select a signal from either the local buses or the direct interconnect conductors. The output multiplexer L connects to any one of the local buses, and the two groups of direct connect outputs can directly connect to any of the adjacent cells.
The logic within the cell is designed to generate any function of three inputs and the most useful functions of four inputs. Each input can be inverted or not as it comes into the cell. The signals are paired and go through a logic gate which can provide a selectable NAND or NOR function. The results at nodes I and J are then sent through several functions which the user then selects through the output multiplexers. The F output and the G output are selected independently allowing two unique functions to be generated from the cell. Also, the function available at the F and G outputs can be switched within the core cell which eases routing problems when a high number of direct interconnects are used.
The quantity of cells provided within the array results in an architecture which supports many logic functions and flip-flops. To increase the utilization of each cell, an internal feedback path is provided to the F input allowing functions requiring feedback to be generated within a single cell. A clock input is provided to the F input multiplexer which allows clock gating or generation of a global clock with any function that the programmable logic cell supports. Table 1 contains a listing of the programmable functions in an embodiment of a field programmable gate array using the programmable logic cell disclosed above in FIG. 6. The number of functions available (145) far exceeds those available with prior standard cell approaches. In addition, the functions were selected to comprise the most used functions of the many available within a LUT cell. Thus, the programmable logic cell disclosed herein provides much of the functionality of a LUT, but uses standard cell technology.
TABLE 1______________________________________NAME DESCRIPTIDN FUNCTION______________________________________ONE Logic ONE Q = 1ZERO Logic ZERO Q = 0BUF BUFFER Q = aINV INVERTER Q = a'AN2 2 input AND Q = abAN2C1 2 input AND with Q = ab' 1 complemented inputAN2C12Q 2 in 2 out AND, Q1 = ab',Q2 = a'+b 1 input+1 output inv.AN2Q21 2 in 2 out AND, 1 output Q0 = ab, Q2 = a'+b' invertedANINV 2 input AND, output2 Q0 = ab, Q2 = b is inverted inputAN3 3 Input AND Q = abcAN3C1 3 input AND with Q = abc' 1 complemented inputAN3C2 3 input AND with Q = ab'c' 2 complemented inputsAN4 4 input AND Q = abcdAN4C1 4 input AND with Q = abcd' 1 complemented inputAN4C2 4 lnput AND with Q = abc'd' 2 complemented inputND2 2 input NAND Q = a'+b'NDND Twin 2 input NANDs Q1 = a'+b',Q2 = a'+b'ND2C1 2 input NAND with Q = a'+b 1 complemented inputND3 3 input NAND Q = a'+b'+c'ND3C1 3 input NAND with Q = a'+b'+c 1 complemented inputND3C2 3 input NAND with Q = a'+b+c 2 complemented inputsND4 4 input NAND Q = a'+b'+c'+d'ND4C1 4 input NAND with Q = a'+b'+c'+d 1 complemented inputOR2 2 input OR Q = a+bOR2C1 2 input OR with Q = a'+b 1 complemented inputOR3 3 input OR Q = a+b+cOR3C1 3 input OR with Q = a+b+c' 1 complemented inputOR4 4 input OR Q = a+b+c+dOR4C1 4 input OR with Q = a+b+c+d' 1 complemented inputOR4C2 4 input OR with Q = a+b+c'+d' 2 complemented inputNO2 2 input NOR Q = a'.b'NO22Q 2 input NOR with 2 outputs Q1 = a'.b', Q2 = a+bNO2C1 2 input NOR with t Q = a.b' 1 complemented inputNO3 3 input NOR Q = a'.b'.c'NO3C1 3 input NOR with Q = a'.b'.c 1 complemented inputNO4 4 input NOR Q = a'.b'.c'.d'NO4C1 4 input NOR with Q = a'.b'.c'.d 1 complemented inputXO2 2 input XOR Q = ab'+a'bXNO2 2 input XNOR Q = a'b'+abMUXP 2 to 1 MUX (fast) Q = as+bs'MUX2 2 to 1 MUX Q = as+bs'MUX2XO 2 to 1 MUX (using XOR) Q = as+bs'(*)MUXCO 2 to 1 MUX, 0 input Q = as+b's' complementedMUXC1 2 to 1 MUX, 1 input Q = a's+bs' complementedMUXI 2 to 1 MUX, output inverted Q = a's+b's' (fast)MUX2I 2 to 1 MUX, output inverted Q = a's+b's'MUXF 2 to 1 MUX with Q and QN Q = as+bs' outputsMUXFB0 2-1 MUX with Feedback to 0, Q1 = qs+bs', Q2=(qs+bs')' and Q/QNMUXFB1 2-1 MUX with Feedback to 1, Q1 = qs+bs', Q2=(qs+bs')' and Q/QNAO21 AND-OR 2-1 inputs Q = ab+cAO121 AND-OR Inverter, 2-1 inputs Q = a'c'+b'c'AO21C01 AND-OR 2-1(complemented) Q = ab+c' inputsAO121C0 AND-NOR 2-1(complemented) Q = a'c+b'c inputsAO21C1 AND-OR 2 (1 complemented) Q = ab'+c1 inputsAO121C1 AND-NOR 2 (1 complemented) Q = a'c'+bc'1 inputsAO22 AND-OR 2-2 inputs Q = ab+cdAO22C01 AND-OR 2-2 (1 complemented) Q = ab+cd' inputsAO22C11 AND-OR Q = ab'+cd' 2(1 compl.)-2(1 compl.) inputsAO122 AND-NOR 2-2 inputs Q = a'c'+a'd'+b'c'+b'd'AO122C0 AND-NOR 2-2 Q = a'c'+a'd+b'c'+b'd (1 complemented) inputsAX21 AND-XOR 2-1 inputs Q = a'c+b'c+abc'AX212Q AND-XOR 2-1 inputs, Q1 = a'c+b'c+abc', Q2=ab AND & XOR 2 outputsAXN21 AND-XNOR, 2-1 inputs Q = a'c'+b'c'+abcAX21C1 AND-XOR 2 Q = a'c+bc+ab'c' (1 complemented) -1 inputsAXN21C1 AND-XNOR 2 Q = a'c'+bc'+ab'c (1 complemented) -1 inputsAX22 AND-XOR 2-2 inputs Q = abc'+abd'+a'cd+b'cdAX22C01 AND-XOR 2-2 Q = abc'+abd+a'cd'+b'cd' (1 complemented) inputsAX22C11 AND-XOR Q = ab'c'+ab'd+a'cd'+bcd' 2(1 compl.)-2(1 compl.) inputsOA21 OR-AND 2-1 inputs Q = ac+bcOAI21 OR-NAND 2-1 inputs Q =a'b'+c'OA21C01 OR-AND 2-1(complemented) Q = ac'+bc' inputsOA121C0 OR-NAND 2-1(complemented) Q = a'b'+c inputsOA21C1 OR-AND 2 Q = ac+b'c (1 complemented) -1 inputsOA121C1 OR-NAND 2 Q = a'b+c' (1 complemented) -1 inputsOA22 OR-AND 2-2 inputs Q = ac+ad+bc+bdOA22C01 OR-AND 2-2 Q = ac+ad'+bc+bd' (1 complemented) inputsOA22C11 OR-AND Q = ac+ad'+b'c+b'd' 2(1 compl.)-2(1 compl.) inputsOA122 OR-NAND 2-2 inputs Q = a'b'+c'd'OA122C0 OR-NAND 2-2 Q = a'b'+c'd (1 complemented) inputsOX21 OR-XOR 2-1 inputs Q = ac'+bc'+a'b'cOXN21 OR-XNOR, 2-1 inputs Q = ac+bc+a'b'c'OX22 OR-XOR 2-2 inputs Q = ac'd'+bc'd'+a'b'c+a'b'dOX22C01 OR-XOR 2-2 Q = ac'd+bc'd+a'b'c+a'b'd' (1 complemented) inputsXOND 2 input XOR & Q1= (ab)' & Q2= a@b NAND with 2 outputsXOND3 2 input XOR, Q1= (abc)' & Q2= (ab).EPSILON.c 3-input NAND, 2 outputsHAL1 1-Bit Half Adder Carry Low______________________________________TRI-STATE:______________________________________LZ Bus Driver Low or ZHZ Bus Driver High or ZBUFZ Tri-state BufferBUFZ2 Tri-state Buffer and another Buffer OutputINVZ Tri-state InverterFDZQ D Flip-Flop with Tri-State OutFDZQ2 D FliP-Flop with Tri-state Out and Q Out______________________________________FLIP-FLOPS:______________________________________LD D Latch Transparent HighLDL D Latch Transparent LowFD D Flip-Flop SynchronousFD2 D Flip-Flop with Q1=d; Q2=d'FDE D Flip-Flop Synchronous with EnableFDEL D Flip-Flop Synchronous with Enable lowFDHA D Flip-Flop Half Adder SumFDHAFB D Flip-Flop Half Adder Sum with a FeedbackCR0 0-Bit Ripple-Carry CounterCR1 1-Bit Ripple-Carry CounterCRST Bit Stage Ripple-Carry CounterFDMUX (*) D Flip-Flop with a MUX inputFDMUXFB0(*)D Flip-Flop with a Feedback to MUX 0-inputFDMUXFB1(*)D Flip-Flop with a Feedback to MUX 1-inputPSC1 1-Bit Parallel-to-Serial ConverterSRPST Bit Stage Shift Register w/Parallel LoadFAN2C1 D Flip-Flop, Input AN2C1FAX21C1 D Flip-Flop, Input AX21C1 (pins swapped)FAX22C1 D Flip-Flop, Input AX22C1FAX22C2 D Flip-Flop, Input AX22C11FAXN21 D Flip-Flop, Input AXN21 (pins swapped)FAXN21C D Flip-Flop, Input AXN21C (pins swapped)FDN D Flip-Flop Synchronous with QN OutFDNAND D Flip-Flop 2 Input NANDFND2C1 D Flip-Flop, Input ND2C1FDNFB D Flip-Flop Feedback Synchronous with QN OutFDN2 D Flip-Flop, Q1=inverted D; Q2=Inverted inputFDAN D Flip-Flop 2 input ANDFDND D Flip-Flop with D=(ab)'& ab second outputFDOR D Flip-Flop 2 Input ORFDORN D Flip-Flop Input (a+b')FNOR D Flop-Flop, Input NO2FDX D Flip-Flop 2 Input XORFXNO D Flip-Flop, input NO2FDXFB D Flip-Flop Input XOR with a FeedbackFDAX D Flip-Flop Input AX22FDAXF D Flip-Flop 2 input AND & XORFDAXFB D Flip-Flop Input AND with a Feedback & XORFDX3AN D Flip-Flop with Q1=(ab)XOR(c); Q2=(a*b)AND(c)FDOX D Flip-Flop, Input OX22FOX21 D Flip-Flop, Input OX21 (pins swapped)FOXN21 D Flip-Flop, Input OXN21 (pins swapped)FX22C01 D Flip-Flop, lnput OX22C01FDOXF D Flip-Flop, Input (a)XOR(b'c) InputFDOXFB D Flip-Flop, Input OR with a Feedback & XORFDR D Flip-Flop Synchronous Reset LowFDS D Flip-Flop Synchronous Set LowFT T Flip-Flop SynchronousFTR T Flip-Flop Synchronous Reset LowFTRA T Flip-Flop Asynchronous Reset LowFTS T Flip-Flop Synchronlus Set LowCLKEDGE Clock Edge Detect______________________________________
Table 2 contains the memory cell settings necessary to program the cell for the functions of Table 1. The settings of memory cells M1-M8, and M25-27, depicted in FIG. 10, are shown in Table 2 in accordance with the following keys (which contain references to the programmable resources in FIG. 6 and FIG. 10). Memory cells M9-M24, and M28, are not contained in the table as they may vary highly depending only on a user's chosen input signal sources and output signal destinations. Table 2, in many instances, contains alternate memory cell settings for a single function set forth in Table 1.
______________________________________M1, M2, M4 Inverters 860 Inverted1 Non-invertedM3 NAND/NOR Gates0 NAND1 NORM6 M5 G Output Selection (Multiplexer 98b)0 0 J0 1 X1 0 A1 1 PM8 M7 F Output Selection (Multiplexer 98a)0 0 I0 1 N1 0 L1 1 CM27 M26 M25 F Input Selection (Multiplexer 78b)0 0 0 1 (Vdd)0 0 1 Fin South0 1 0 0 (Ground)0 1 1 Fin North1 0 0 Sector Clock1 0 1 Fin West1 1 0 Feedback1 1 1 Fin East______________________________________
Each entry of Table 2 is arranged as follows:
______________________________________FUNCTION M27 M26 M25 M8 M7 M6 M5 M4 M3 M2 M1______________________________________
TABLE 2______________________________________ONE.sub.-- 2 000 00001010 INV.sub.-- 4 000 00000001ONE.sub.-- 1 000 00000011 INV.sub.-- 3 000 00000010ZERO.sub.-- 2 000 00001000 INV.sub.-- 2 000 00001000ZERO.sub.-- 1 000 00000001 INV.sub.-- 1 000 00000010BUF.sub.-- 4 000 00000011 AN2.sub.-- 5 010 00101000BUF.sub.-- 3 000 00001010 AN2.sub.-- 4 000 00101001BUF.sub.-- 2 000 00001010 AN2.sub.-- 3 000 00000011BUF.sub.-- 1 000 00000011 AN2.sub.-- 2 000 00100010AN2.sub.-- 1 000 00001010 ND2C1.sub.-- 3 000 00000110AN2C1.sub.-- 8 000 00101010 ND2C1.sub.-- 2 000 00000110AN2C1.sub.-- 7 010 00101001 ND2C1.sub.-- 1 000 00001100AN2C1.sub.-- 6 000 00000010 OR2C1.sub.-- 4 000 00000101AN2C1.sub.-- 5 000 00000001 OR2C1.sub.-- 3 000 00000110AN2C1.sub.-- 4 000 00101010 OR2C1.sub.-- 2 000 00000110AN2C1.sub.-- 3 000 00100011 OR2C1.sub.-- 1 000 00001100AN2C1.sub.-- 2 000 00001000 ND3.sub.-- 4 000 01000100AN2C1.sub.-- 1 000 00000010 ND3.sub.-- 3 000 01000100NO2C1.sub.-- 8 000 00101001 ND3.sub.-- 2 000 01000100NO2C1.sub.-- 7 010 00101001 ND3.sub.-- 1 000 01000100NO2C1.sub.-- 6 000 00000010 OR3C3.sub.-- 4 000 01000100NO2C1.sub.-- 5 000 00000001 OR3C3.sub.-- 3 000 01000100NO2C1.sub.-- 4 000 00101010 OR3C3.sub.-- 2 000 01000100NO2C1.sub.-- 3 000 00100011 OR3C3.sub.-- 1 000 01000100NO2C1.sub.-- 2 000 00001000 ND3C1.sub.-- 4 000 01001100NO2C1.sub.-- 1 000 00000010 ND3C1.sub.-- 3 000 01001100AN2Q2I.sub.-- 3 000 01101001 ND3C1.sub.-- 2 010 01000110AN2Q2I.sub.-- 2 000 01100011 ND3C1.sub.-- 1 000 01000101AN2Q2I.sub.-- 1 010 01101011 OR3C2.sub.-- 4 000 01001100AN3.sub.-- 4 000 00100100 OR3C2.sub.-- 3 000 01001100AN3.sub.-- 3 000 00100100 OR3C2.sub.-- 2 010 01000110AN3.sub.-- 2 000 00100100 OR3C2.sub.-- 1 000 01000101AN3.sub.-- 1 000 00100100 ND4.sub.-- 1 000 01000100AN3C1.sub.-- 5 000 00101100 OR4C4.sub.-- 1 000 01000100AN3C1.sub.-- 4 000 00100101 ND4C1.sub.-- 2 000 01000101AN3C1.sub.-- 3 000 00101100 ND4C1.sub.-- 1 000 01001100AN3C1.sub.-- 2 010 00100110 OR4C3.sub.-- 2 000 01000101AN3C1.sub.-- 1 000 00100101 OR4C3.sub.-- 1 000 01001100ND3C2.sub.-- 3 000 00100110 OR2.sub.-- 4 000 01001011ND3C2.sub.-- 2 000 01001101 OR2.sub.-- 3 000 01001011ND3C2.sub.-- 1 000 01001101 OR2.sub.-- 2 000 00000111AN3C2.sub.-- 3 000 00100110 OR2.sub.-- 1 000 00001110AN3C2.sub.-- 2 000 00101101 OR3.sub.-- 3 000 01001110AN3C2.sub.-- 1 000 00101101 OR3.sub.-- 2 000 01000111AN4.sub.-- 1 000 00100100 OR3.sub.-- 1 010 01001111AN4C1.sub.-- 2 000 00100101 OR3C1.sub.-- 4 000 01000110AN4C1.sub.-- 1 000 00101100 OR3C1.sub.-- 3 010 01001110AN4C2.sub.-- 1 000 00100110 OR3C1.sub.-- 2 010 01001101ND2.sub.-- 4 010 01001000 OR3C1.sub.-- 1 010 01000111ND2.sub.-- 3 000 01001001 OR4.sub.-- 1 000 01001111ND2.sub.-- 2 000 00000100 OR4C1.sub.-- 2 000 01001110ND2.sub.-- 1 000 00000100 OR4C1.sub.-- 1 000 01000111OR2C2.sub.-- 4 010 01001000 OR4C2.sub.-- 2 000 01001101OR2C2.sub.-- 3 000 01001001 OR4C2.sub.-- 1 000 01000110OR2C2.sub.-- 2 000 00000100 NO2.sub.-- 4 000 00101011OR2C2.sub.-- 1 000 00000100 NO2.sub.-- 3 000 00101011ND2C1.sub.-- 4 000 00000101 NO2.sub.-- 2 000 00000000NO2.sub.-- 1 000 00000000 AO21.sub.-- 2 000 01001011AN2C2.sub.-- 4 000 00101011 AO21.sub.-- 1 000 01001011AN2C2.sub.-- 3 000 00101011 AO121.sub.-- 3 000 00101011AN2C2.sub.-- 2 000 00000000 AO121.sub.-- 2 000 00101011AN2C2.sub.-- 1 000 00000000 AO121.sub.-- 1 000 00101011NO3.sub.-- 3 000 00101110 AO21C01.sub.-- 2 000 01000011NO3.sub.-- 2 000 00100111 AO21C01.sub.-- 1 000 01001010NO3.sub.-- 1 010 00101111 AO121C0.sub.-- 2 000 00100011AN3C3.sub.-- 3 000 00101110 AOI21C0.sub.-- 1 000 00101010AN3C3.sub.-- 2 000 00100111 AO1C1.sub.-- 3 000 01000011AN3C3.sub.-- 1 010 00101111 AO21C1.sub.-- 2 000 00100011NO3C1.sub.-- 4 000 00100110 AO21C1.sub.-- 1 010 01001001NO3C1.sub.-- 3 010 00101110 AOI21C1.sub.-- 4 000 00101010NO3C1.sub.-- 2 000 00101101 AOI21C1.sub.-- 3 000 00100011NO3C1.sub.-- 1 010 00100111 AOI21C1.sub.-- 2 000 00100011NO4.sub.-- 1 000 00101111 AO121C1.sub.-- 1 010 00101001AN4C4.sub.-- 1 000 00101111 AO22.sub.-- 1 000 01001011NO4C1.sub.-- 2 000 00101110 AO22C01.sub.-- 2 000 01000011NO4C1.sub.-- 1 000 00100111 AO22C01.sub.-- 1 000 01001010AN4C3.sub.-- 2 000 00101110 AO22C11.sub.-- 2 000 01000010AN4C3.sub.-- 1 000 00100111 AO22C11.sub.-- 1 000 01001001XO2.sub.-- 4 000 00011011 AOI22.sub.-- 1 000 00101011XO2.sub.-- 3 000 00011011 AO122C0.sub.-- 2 000 00101010XO2.sub.-- 2 000 00011011 AO122C0.sub.-- 1 000 00100011XO2.sub.-- 1 000 00011011 AX21.sub.-- 3 000 00011011XNO2.sub.-- 3 000 00010011 AX21.sub.-- 2 000 00011011XNO2.sub.-- 2 000 00010011 AX21.sub.-- 1 000 00011011XNO2.sub.-- 1 010 00011001 AX212Q.sub.-- 2 000 00011011MUXF.sub.-- 2 000 01101010 AX212Q.sub.-- 1 000 00011011MUXF.sub.-- 1 000 01100011 AXN21.sub.-- 2 000 00010011MUXFB1.sub.-- 1 110 01100011 AXN21.sub.-- 1 000 00011010MUXFB0.sub.-- 1 110 01101010 AX21C1.sub.-- 4 000 00011010MUX2.sub.-- 2 000 01000011 AX21C1.sub.-- 3 000 00010011MUX2.sub.-- 1 000 01001010 AX21C1.sub.-- 2 010 00011001MUXP.sub.-- 2 000 11110000 AX21C1.sub.-- 1 000 00010011MUXP.sub.-- 1 000 11110001 AXN21C1.sub.-- 4 000 00011001MUXC1.sub.-- 2 000 11111000 AXN21C1.sub.-- 3 000 00011001MUXC1.sub.-- 1 000 11110011 AXN21C1.sub.-- 2 010 00011000MUXC0.sub.-- 2 000 11110010 ANXN21C1.sub.-- 1 000 00010010MUXC0.sub.-- 1 000 11111001 AX22.sub.-- 1 000 00011011MUXI.sub.-- 2 000 11111010 AX22C01.sub.-- 2 000 00011010MUXI.sub.-- 1 000 11111011 AX22C01.sub.-- 1 000 00010011MUX2XO.sub.-- 2 000 00011100 AX22C11.sub.-- 2 000 00010010MUX2XO.sub.-- 1 000 00010101 AX22C11.sub.-- 1 000 00011001MUX2I.sub.-- 2 000 01000001 OA21.sub.-- 2 000 00101000MUX2I.sub.-- 1 000 01001000 OA21.sub.-- 1 010 00100000AO21.sub.-- 4 000 01001011 OA121.sub.-- 3 000 01000001AO21.sub.-- 3 000 01101011 OA121.sub.-- 2 000 01001000OAI21.sub.-- 1 010 01000000 HZ.sub.-- 1 000 00000011OA21C01.sub.-- 1 010 00100001 BUFZ.sub.-- 2 000 00000011OAI21C0.sub.-- 1 010 00100001 BUFZ.sub.-- 1 000 00000011OA21C1.sub.-- 4 000 00101001 BUFZ2.sub.-- 2 000 00000011OA21C1.sub.-- 3 000 00100010 BUFZ2.sub.-- 1 000 00000011OA21C1.sub.-- 2 000 00100010 INVZ.sub.-- 2 000 00000001OA21C1.sub.-- 1 010 00101000 INVZ.sub.-- 1 000 00000010OAI21C1.sub.-- 3 000 01001001 FDZQ.sub.-- 2 000 10000011OAI21C1.sub.-- 2 000 01000010 FDZQ.sub.-- 1 000 10000011OAI21C1.sub.-- 1 010 01001000 FDZQ2.sub.-- 2 000 10000011OA22.sub.-- 1 000 00100000 FDZQ2.sub.-- 1 000 10000011OA22C01.sub.-- 2 000 00100001 FD.sub.-- 4 000 10000011OA22C01.sub.-- 1 000 00101000 FD.sub.-- 3 010 10001011OA22C11.sub.-- 1 000 00100010 FD.sub.-- 2 010 10001011OA22C11.sub.-- 2 000 00101001 FD.sub.-- 1 000 10000011OAI22.sub.-- 1 000 01000000 FD2.sub.-- 4 000 10100011OAI22C0.sub.-- 2 000 01000001 FD2.sub.-- 3 010 10101011OAI22C0.sub.-- 1 000 01001000 FD2.sub.-- 2 010 10101011OX21.sub.-- 2 000 00010001 FD2.sub.-- 1 000 10100011OX21.sub.-- 1 010 00010000 LD.sub.-- 1 110 01101010OXN21.sub.-- 1 010 00010001 LDL.sub.-- 1 110 01100011OX22.sub.-- 1 000 00010000 FDE.sub.-- 1 110 10000101OX22C01.sub.-- 2 000 00011000 FDEL.sub.-- 1 110 10001100OX22C01.sub.-- 1 000 00010001 FDHA.sub.-- 4 000 10100100ANINV.sub.-- 4 000 00101001 FDHA.sub.-- 3 000 10101001ANINV.sub.-- 3 000 00100100 FDHA.sub.-- 2 010 10101000ANINV.sub.-- 2 010 00101000 FDHA.sub.-- 1 000 10100010ANINV.sub.-- 1 000 00100010 FDHAFB.sub.-- 2 110 10101001AN2C12Q.sub.-- 3 000 00100010 FDHAFB.sub.-- 1 110 10100100AN2C12Q.sub.-- 2 000 00101001 CR0.sub.-- 1 110 10001011AN2C12Q.sub.-- 1 000 01101100 CRST.sub.-- 2 110 10101001NO22Q.sub.-- 5 000 01101011 CRST.sub.-- 1 110 10100100NO22Q.sub.-- 4 000 01101011 CR1.sub.-- 2 110 10101001NO22Q.sub.-- 3 000 01101011 CR1.sub.-- 1 110 10100100NO22Q.sub.-- 2 000 01100001 FDMUX.sub.-- 2 000 10000101NO22Q.sub.-- 1 000 00110101 FDMUX.sub.-- 1 000 10001100XOND.sub.-- 3 000 01011001 FDMUXFB0.sub.-- 1 110 10000101XOND.sub.-- 2 010 01011000 FDMUXFB1.sub.-- 1 110 10001100XOND.sub.-- 1 000 01010010 PSC1.sub.-- 2 000 10000101NDND.sub.-- 1 000 01000100 PSC1.sub.-- 1 000 10001100XOND3.sub.-- 4 000 01010100 SRPST.sub.-- 2 000 10000101XOND3.sub.-- 3 000 01010100 SRPST.sub.-- 1 000 10001100XOND3.sub.-- 2 000 01010100 FDN.sub.-- 4 000 10001011XOND3.sub.-- 1 000 01010100 FDN.sub.-- 3 000 10001011HAL1.sub.-- 3 000 01011001 FDN.sub.-- 2 000 10001011HAL1.sub.-- 2 010 01011000 FDN.sub.-- 1 000 10001011HAL1.sub.-- 1 000 01010010 FDN2.sub.-- 4 000 10011011LZ.sub.-- 1 000 00000001 FDN2.sub.-- 3 000 10011011FDN2.sub.-- 2 000 10011011FDN2.sub.-- 1 000 10011011FDNAND.sub.-- 2 000 10000100FDNAND.sub.-- 1 000 10000100FDND.sub.-- 2 000 10100100FDND.sub.-- 1 000 10100100FDNFB.sub.-- 1 110 10001011FDOR.sub.-- 1 010 10000001FDORN.sub.-- 3 000 10001010FDORN.sub.-- 2 010 10001001FDORN.sub.-- 1 000 10000011FDAN.sub.-- 2 000 10000011FDAN.sub.-- 1 010 10001011FDR.sub.-- 2 000 10000011FDR.sub.-- 1 010 10001011FDS.sub.-- 3 000 10001010FDS.sub.-- 2 010 10001001FDS.sub.-- 1 000 10000011FDAX.sub.-- 1 000 10001011FDOX.sub.-- 1 000 10000000FDX3AN.sub.-- 2 000 10100100FDX3AN.sub.-- 1 000 10100100FDX.sub.-- 4 000 10001001FDX.sub.-- 3 000 10000100FDX.sub.-- 2 000 10000010FDX.sub.-- 1 010 10001100FDXFB.sub.-- 2 110 10001001FDXFB.sub.-- 1 110 10000100FT.sub.-- 2 110 10001001FT.sub.-- 1 110 10000100FDOXF.sub.-- 1 000 10001001FDOXFB.sub.-- 1 110 10001001FDAXF.sub.-- 1 000 10000100FDAXFB.sub.-- 1 110 10000100FTR.sub.-- 1 110 10001001FTRA.sub.-- 2 110 10001001FTRA.sub.-- 1 110 10000100FTS.sub.-- 1 110 10000100CLKEDG.sub.-- 1 010 10001011______________________________________
While the invention has been described in detail herein in accordance with certain preferred embodiments thereof, many modifications and changes therein may be affected by those skilled in the art. Accordingly, it is intended by the following claims to cover all such modifications and changes as fall within the true spirit and scope of the invention.

Number	Name	Date
RE34363	Freeman	Aug 1993
3691401	Forlani et al.	Sep 1972
4558236	Burrows	Dec 1985
4609986	Hartmann et al.	Sep 1986
4617479	Hartmann et al.	Oct 1986
4642487	Carter	Feb 1987
4706216	Carter	Nov 1987
4758745	Elgamal et al.	Jul 1988
4774421	Hartmann et al.	Sep 1988
4789951	Birkner et al.	Dec 1988
4963770	Keida	Oct 1990
4999687	Luryi et al.	Mar 1991
5003200	Sakamoto	Mar 1991
5019736	Furtek	May 1991
5028821	Kaplinsky	Jul 1991
5055718	Galbraith et al.	Oct 1991
5073729	Greene et al.	Dec 1991
5144166	Camarota et al.	Sep 1992
5155389	Furtek	Oct 1992
5185706	Agrawal et al.	Feb 1993
5189320	Gongwer	Feb 1993
5212652	Agrawal et al.	May 1993
5231588	Agrawal et al.	Jul 1993
5241224	Pedersen et al.	Aug 1993
5245227	Furtek et al.	Sep 1993
5291079	Goetting	Mar 1994
5298805	Garverick et al.	Mar 1994
5302866	Chiang et al.	Apr 1994
5309045	Saeki et al.	May 1994
5317698	Chan	May 1994
5319254	Goetting	Jun 1994
5323069	Smith, Jr.	Jun 1994
5327023	Kawana et al.	Jul 1994
5331226	Goetting	Jul 1994
5338983	Agarwala	Aug 1994
5341044	Ahanin et al.	Aug 1994
5359536	Agrawal et al.	Oct 1994
5399922	Kiani et al.	Mar 1995

Programmable logic cell

Information

Patent Number

Date Filed

Date Issued

Inventors

Original Assignees

Examiners

Agents

CPC

US Classifications

Field of Search

US

International Classifications

Abstract

Description

Claims

RELATED APPLICATION INFORMATION

US Referenced Citations (38)

Non-Patent Literature Citations (4)

Divisions (1)

Entry
Oakland, S.F., "CMOS Selectable NAND-NOR Circuit," IBM Technical Disclosure Bulletin, vol. 33, No. 3B, Aug. 1990, 385-387.
Trevilyan, L., "An Experiment in Technology Mapping for FPGAs Using a Fixed Library," IWLS '93 Workshop Notes, P9c-1-P9c-6.
Atmel Corporation, "Field Programmable Gate Arrays AT6000 Series," San Jose, Copyright 1993; pp. 1-16.
Atmel Corporation, "Application Note At6000 Series Configuration;," Revision 1B, San Jose, May 1993, 1-16.