DynaChip Corp., “Application Note: Using Phase Locked Loops in DL6035 Devices” (1998), pp. 1-6. |
DynaChip Corp., DY6000 Family Datasheet (Dec. 1998), pp. 1-66. |
LSI Logic Corp., 500K Technology Design Manual (Document DB04-00062-00, First Edition), pp. 8-1-8-33 (Dec. 1996). |
Lucent Technologies, Inc., Optimized Reconfigurable Cell Array (ORCA®) OR3Cxxx/OR3Txxx Series Field-Programmable Gate Arrays, Preliminary Product Brief, (Nov. 1997), pp. 1-8. |
Lucent Technologies, Inc., ORCA® Series 3 Field-Programmable Gate Arrays, Preliminary Data Sheet, Rev. 01 (Aug. 1998), pp. 1-80. |
National Semiconductor Corp., LVDS Owner's Manual & Design Guide (Apr. 25, 1997), pp. 1-7. |
National Semiconductor Corp., “DS90CR285/DS90CR286 +3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-66 MHZ,” (Mar. 1998), pp. 1-16. |
Xilinx, Inc., Virtex 2.5V Field Programmable Gate Arrays Advance Product Specification (Version 1.0) (Oct. 20, 1998), pp. 1-24. |
Xilinx, Inc., Application Note: Using the Virtex Delay-Locked Loop (Version 1.31) (Oct. 21, 1998), pp. 1-14. |
Advanced Micro Devices, Inc., “Am2971 Programmable Event Generator (PEG),” Publication No. 05280, Rev. C, Amendment /0, pp. 4-286-4-303 (Jul. 1986). |
Advanced Micro Devices, Inc., “AmPAL *22S8 20-Pin IMOX PAL-Based Sequencer,” Publication No. 06207, Rev. B, Amendment /0, pp. 4-102-4-121 (Oct. 1986). |
Ko, U., et al., “A 30-ps Jitter, 3.6 μs Locking, 3.3-Volt Digital PLL for CMOS Gate Arrays,” Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, Publication No. 0-7803-0826-3/93, pp. 23.3.1-23.3.4 (May 9-12, 1993). |
Monolithic Memories, Inc., “Programmable Array Logic PAL20RA 10-20 Advance Information,” pp. 5-95-5-102 (Jan. 1988). |
Zaks, R., et al., From Chips to Systems: An Introduction to Microcomputers, pp. 54-61 (Prentice-Hall, Inc., Englewood Cliffs, N.J., 1987). |
“A 3.3-V Programmable Logic Device that Addresses Low Power Supply and Interface Trends,” IEEE 1997 Custom Integrated Circuits Conference, May 1997, pp. 539-42. |