This application is a continuation of U.S. patent application Ser. No. 09/082,867, filed May 21, 1998, hereby incorporated by reference herein in its entirety, which claims the benefit of U.S. provisional application No. 60/062,079, filed Oct. 16, 1997.
Number | Name | Date | Kind |
---|---|---|---|
4423509 | Feissel | Dec 1983 | A |
4484329 | Slamka et al. | Nov 1984 | A |
4556840 | Russell | Dec 1985 | A |
4580137 | Fiedler et al. | Apr 1986 | A |
4649539 | Crain et al. | Mar 1987 | A |
4701920 | Resnick et al. | Oct 1987 | A |
4701921 | Powell et al. | Oct 1987 | A |
4706216 | Carter | Nov 1987 | A |
4780666 | Sakashita et al. | Oct 1988 | A |
4856002 | Sakashita et al. | Aug 1989 | A |
4862068 | Kawashima et al. | Aug 1989 | A |
4864579 | Kishida et al. | Sep 1989 | A |
4873459 | El Gamal et al. | Oct 1989 | A |
4879688 | Turner et al. | Nov 1989 | A |
4896216 | Brunst et al. | Jan 1990 | A |
4912709 | Teske et al. | Mar 1990 | A |
4914379 | Maeno | Apr 1990 | A |
4947395 | Bullinger et al. | Aug 1990 | A |
4975641 | Tanaka et al. | Dec 1990 | A |
5003204 | Cushing et al. | Mar 1991 | A |
5008618 | Van Der Star | Apr 1991 | A |
5027355 | Stoica | Jun 1991 | A |
5047710 | Mahoney | Sep 1991 | A |
5159598 | Welles, II et al. | Oct 1992 | A |
5237219 | Cliff | Aug 1993 | A |
5297103 | Higuchi | Mar 1994 | A |
5371422 | Patel et al. | Dec 1994 | A |
5457651 | Rouy | Oct 1995 | A |
5543730 | Cliff et al. | Aug 1996 | A |
5570317 | Rosen et al. | Oct 1996 | A |
5581198 | Trimberger | Dec 1996 | A |
5801546 | Pierce et al. | Sep 1998 | A |
5812469 | Nadeau-Dostie et al. | Sep 1998 | A |
5821773 | Norman et al. | Oct 1998 | A |
5870410 | Norman et al. | Feb 1999 | A |
5936976 | Story et al. | Aug 1999 | A |
6080203 | Njinda et al. | Jun 2000 | A |
Entry |
---|
Hu, S.C., “Cellular Synthesis of Synchronous Sequential Machines, ” IEEE Transactions on Computers, vol. C-21, No. 12, pp. 1399-1405 (Dec. 1972). |
Page, III, E.W., “Programmable Array Realization of Sequential Machines,” Doctoral Dissertation, Dept. of Electrical Engineering, Duke University (May 10, 1973). |
H. Bleeker et al., Boundary-Scan Test; A Practical Approach, Kluwer Academic Publishers, Dordrecht, 1993, p. 21. |
“IEEE Standard Test Access Port and Boundary-Scan Architecture,” IEEE Std 1149.1-1990 (Includes IEEE Std 1149.1a-1993), Institute of Electrical and Electronics Engineers, Inc., New York, N.Y., Oct. 21, 1993. |
“FLEXlogic Application Support Manual, A Collection of Application Notes,” Intel Corporation, Dec. 1993. |
C. Brown, “Overview of In-Circuit Reconfiguration and Reprogramming for the FLEXlogic iFX8160,” Intel Corporation, Mar. 1994. |
Lattice In-System Programmability Manual 1994, Lattice Semiconductor Corporation. |
Lattice Handbook 1994, Lattice Semiconductor Corporation. |
Number | Date | Country | |
---|---|---|---|
60/062079 | Oct 1997 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 09/082867 | May 1998 | US |
Child | 09/608061 | US |