Programmable multi-mode two-channel timing generator

Abstract

A novel universal multi-mode programmable two-channel timing generator employs a plurality of counters and logic circuitry. An input chip counter is coupled for receiving system clock signals and producing chip strobe and other output timing signals which are programmably capable of generating different rates of operation and different data or PN rates on different channels as well as different I and O enable signals for dedicated tracking and timing signals. The signals produced are used for synchronous-sample or non-synchronous-sample operation in a simple fast acting circuit designed for VLSI implementation.

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to timing generators of the type used in direct sequence spread spectrum communications receivers. More particularly, the present invention relates to a programmable digital multi-mode two-channel timing generator.

2. Description of the Prior Art

Analog and digital timing generators for communications receivers are known. Heretofore, designers of digital timing generators have proposed timing control modules for spread spectrum receiver systems with fixed modes of operation for offset or non-offset data and offset or non-offset spreading. Such proposed timing control modules further provided for only fixed data rates and fixed pseudo noise (PN) rates.

Such proposed timing control modules provided for only fixed non-dedicated or dedicated tracking and the input sampling times were synchronized with the PN rate and/or the data bit rate.

It would be desirable to provide a universal multi-mode programmable two-channel timing generator that can produce programmable timing signals for different modes of operation, different data and/or PN rates, dedicated or non-dedicated tracking and synchronous or non-synchronous input samples.

SUMMARY OF THE INVENTION

It is a primary object of the present invention to provide a novel digital programmable multi-mode two-channel timing generator.

It is a primary object of the present invention to provide a digital timing generator having different programmable modes of operation or modulation formats.

It is a primary object of the present invention to provide a digital two-channel digital timing generator having different programmable data and/or PN rates on each channel.

It is a primary object of the present invention to provide a digital timing generator capable of programmably generating the required enable signals for use by dedicated or non-dedicated tracking circuits.

It is a primary object of the present invention to provide a digital timing generator capable to programmably generating the required timing signals for synchronous-sample on non-synchronous-sample operation receivers

It is a primary object of the present invention to provide a digital timing generator capable of being programmed or initialized rapidly for various or universal applications and modes of operation.

It is a general object of the present invention to provide a digital timing generator circuit capable of being made on a very large scale integrated circuit chip with other receiver components of a digital receiver.

According to these and other objects of the present invention there is provided a universal multi-mode programmable two-channel timing generator capable of generating different modes of operation, different data or PN rates on different channels, different enable signals for dedicated tracking and timing signals for synchronous-sample or non-synchronous-sample operation in a simple fast acting circuit designed for implementation on a very large scale integrated circuit chip with other receiver circuits.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic block diagram of a communications receiver pre-processing circuitry illustrating a preferred embodiment use of the present invention programmable digital multi-mode timing generator;

FIG. 2 is a schematic block diagram of a communications receiver showing the FIG. 1 pre-processing circuitry coupled to a demodulator and showing the present invention timing generator used for controlling the tracking loop;

FIG. 3 is a detailed schematic block diagram of a preferred programmable digital acquisition and tracking controller; and

FIG. 4 is a detailed schematic block diagram of a preferred embodiment of the present invention programmable digital multi-mode timing generator.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Refer now to FIG. 1 showing the present invention programmable digital gain controller 11 connected to a data stream of a digital sample data communications receiver 10. The radio frequency signals received by the antenna 12 are coupled via line 13 as analog signals to a variable gain preamplifier 14 to provide a controlled level output signal on line 15 to power splitter 16. The RF analog signal on lines 17 and 18 are applied to a pair of mixers 19 and 21 connected to the real and imaginary channels I and Q respectively. A fixed frequency oscillator 22 has an output on line 23 which is connected to mixer 19 and to a 90.degree. phase shifter 24 which provides a quadrature output on line 25 to mixer 21. The real analog RF signal on line 26 is applied to a single pole low pass filter 27 to provide a filtered analog output signal on line 28. The analog signal at the input of A to D converter 29 is converted to a digital output on line 31 which is applied to a finite impulse response (FIR) filter 32 to provide a filtered digital signal on line 33 which has some D.C. component that is removed by D.C. removal circuit 34 to provide the real digital signal on line 35. The real digital signal on line 35 is applied to a digital phase shifter 36 of the type set forth in my U.S. Pat. No. 4,841,552 to provide a phase shifted signal on line 37 shown as I'.

In a manner similar to that described above, the output signal on line 38 in the imaginary channel Q is applied to a low pass filter 39 whose output on line 41 is applied to an A to D converter 42. The digital output on line 43 is applied to a filter 44 and the filtered output on line 45 is applied to a D.C. removal circuit 46 to provide the imaginary digital signal Q on line 47. The imaginary signal Q on line 47 is applied to the digital phase shifter 36 of the type described in U.S. Pat. No. 4,841,552 to provide the phase shifted imaginary signal Q' on line 48. The real and imaginary signals on line 37 and 48 are connected to a preferred embodiment digital gain controller 11 to provide a digital gain command on line 49 which is shown connected to digital to analog converter 51. The analog output on line 52 is connected to the analog variable gain preamplifier 14 to control the output signal on line 15 at a predetermined controlled level. When the variable gain preamplifier is provided with a digital input, the digital gain command on line 49 may be coupled directly to the preamplifier 14 so as to eliminate the D to A converter 51. Clock strobe signals such as that shown on line 53 are applied to the digital blocks which occur after the A to D converters 29 and 42. The low pass filters 27 and 39 may be constructed as RC filter circuits and the FIR filters 32 and 44 may be constructed in the manner shown in my U.S. Pat. No. 4,808,939. It will be understood that all of schematic blocks shown in the FIG. 1 embodiment need not be constructed according to my previously mentioned patents but may be constructed by other equivalent circuits known in the prior art.

Refer now to FIG. 2 showing a schematic block diagram of a communications receiver which includes the FIG. 1 pre-processing circuitry coupled to a demodulator having output signals coupled to the present invention circuitry for controlling the three tracking loops at four control points. The FIG. 1 receiver 10 is shown having phase rotated outputs 37' and 48' applied as inputs to a demodulator 54. The demodulator 54 of the present invention may be a commercially available demodulator or the demodulator described in our co-pending U.S. application Ser. No. 07/559,012 filed July 26, 1990 entitled SIX CHANNEL DIGITAL DEMODULATOR. The demodulator 54 is shown having a clock error signal output on line 55, a signal level output on line 56 and a carrier error signal E.sub.S output on line 57. Demodulator 54 is shown having strobe and timing input signals on lines 58 and 59 and PN code sequence inputs on line 61 and 62 to be described in greater detail hereinafter.

The signal level on line 56 is indicative of the signal level of the despread data and is applied to the present invention digital acquisition and tracking controller 50. Digital acquisition and tracking controller 50 produces digital control signals on line 63 which are capable of slipping the PN generators which provide the I and Q PN codes on line 61 and 62. The PN timing strobes on line 59 are employed to control the PN generator and to advance the PN generator to the next sequential output. The preferred method of generating the slip of the I or Q PN generator is to delete one of the I or Q PN strobes.

Digital acquisition and tracking controller 50 is adapted to produce a detection signal on output line 65 which indicates the original acquisition correlation and is applied to the switches 66 and 67 at the input of the loop filters 68 and 69 to close the carrier recovery loop 70 and code tracking loop 80.

During initial acquisition the control signal on output line 71 is employed to slip the master clock or system clock 72 which produces the system clock signal on line 73 applied to the timing and control circuits 74 shown producing the sampling clock signal input on line 53 which is applied to the numerous components of the receiver stages 10. The sampling clock or system clock is the base clock signal employed to drive the receiver stages 10, the demodulator 54 and the digital acquisition and tracking controller 50. A plurality of strobe signals from the timing and control circuit 74 are shown on line 75 and will be explained in greater detail hereinafter. The code timing loop 80 is shown producing a frequency command signal on line 76 which is applied to the clock synthesizer 77 which produces a system clock signal on output line 78. It will be understood that the clock synthesizer 77 may be a commercially available component or produced as one of the components on the integrated circuit of the digital receiver. Further, the block 72 indicating that the system clock is being slipped actually occurs at the output of the clock synthesizer circuit 77 and is preferably not a part of the integrated circuit.

In the preferred embodiment of the present invention, the function of slipping the system clock is accomplished by deleting a predetermined quantity of system clock time equivalent to one-half of the time interval between PN strobe times. Further, the I and Q PN strobe times may be different. In the preferred embodiment of the present invention during initial acquisition of the data on the I or Q channel it is preferred that the clock signal be slipped because it is a finer increment of PN time and once the digital acquisition and tracking controller indicates that acquisition correlation has been obtained the switches 66 and 67 in the carrier recovery loop and code timing loops are closed. The digital acquisition and tracking controller 50 then attempts to acquire the other I or Q data channel by slipping the PN generator with the signal previously explained on line 63. Once the I and Q data channels have been acquired the digital acquisition and tracking controller will shift into the tracking mode which does not employ the control signals on lines 63 and 71. Bypass circuit M shown in phantom lines may optionally be employed when the input signal is not sampled synchronous to the PN chip rate.

Refer now to FIG. 3 showing a more detailed schematic block diagram of the preferred embodiment of the present invention programmable digital acquisition and tracking controller 50 having the aforementioned signal level input 56 applied to a positive terminal of summing circuit 79 which has as a second input a programmable bias threshold input applied to the negative terminal via line 81. The output on line 82 is the difference between the positive bias applied to the negative input 81 and the signal level applied to the positive input 56. The output may be a positive or a negative value which is applied to the accumulator 83 shown having a preset input line 84 which is programmably preset from the microprocessor.

Summing circuit 79 and accumulator 83 comprise a programmable signal level threshold detector adapted to produce a single bit decision output on line 85. This single bit decision is actually just the sign bit of accumulator 83. The sign bit transition on line 85 is produced when the data on line 82 causes the value in the preset accumulator 83 to change sign. The transition sign bit on line 85 is applied to the detector logic 86. Logic 86 is also monitoring the count zero that appears on line 87 after a predetermined time period that has been set in the sample time counter 88 from the programmable microprocessor on line 89. The programmable count set on line 89 is not counted by the bit strobe on line 91 until enabled by the signal on line 92 from the detector logic 86. The enable signal on line 92 is applied as a hold enable signal to the accumulator 83 which is loaded by the reset signal produced on line 93 from the detector logic 86. The signal on line 93 loads the value X in the accumulator 83 at the same time the value Y is loaded into the sample time counter 88. The hold signal on line 92 is only used during the acquisition mode and will now be explained in greater detail.

First assume that the detector logic 86 has determined an acquisition correlation condition in which acquisition has not occurred as indicated by a negative sign bit on line 85 which occurs prior to the count equal zero on line 87. On the first occurrence of such non-acquisition correlation, a control signal is produced on line 71 also shown in FIG. 2 which causes the timing and control signals to slip the master or system clock. During the time that the controller 50 is waiting for the effect of the slipped master or system clock to feed back to the signal level 56, line 92 holds the accumulator 83 and the sample time counter 88 at their last values. After a predetermined amount of time set by the detector logic 86, the hold signal on line 92 is released to permit initialization of the values on lines 84 and 89 into the accumulator 83 and sample time counter 88. The detector logic 86 subsequently produces the load X signal and load signal on 93 to the accumulator 83 and counter 88 so that they are initialized to their preset values. In the preferred embodiment acquisition correlation mode, the presetable accumulator 83 and sample time counter 88 are reinitialized and the master or system clock slipped until the sign bit on line 85 remains positive at the time the count equals zero on line 87 indicating that initial acquisition correlation has occurred which causes the control signal on line 65 to raise a detect signal which closes the aforementioned switches 66 and 67 in the carry recovery loop 70 and code timing loop 80. The status or condition of the system is indicated to the microprocessor 95 via line 65. The microprocessor then reinitializes all of the programmable elements in the controller 50 and may start a new acquisition of a different data channel or enter the tracking mode. Assume that the first acquisition correlation was indicative of the PN signal on line 61 acquiring the I channel data on line 37' then the normal procedure would be to acquire the PN code on line 48' using the PN generator signal on line 62 and once this has occurred the controller 50 will enter the tracking mode which will be described hereinafter.

Assume now that the controller 50 has entered the tracking mode and the programmable inputs to the components of the controller have been preset by the microprocessor. Now the value on line 82 is expected to be positive, accordingly, the initial preset condition on line 84 is a negative value. If tracking correlation has been maintained, the sign bit on line 85 is now expected to go positive before the count equals zero on line 87 indicating that tracking mode is being maintained. The preset values in the threshold stages 79 and 83 are maintained and the detector logic 86 reinitializes a subsequent tracking verification by going through the whole process again looking for the positive sign bit on line 85 to occur before the count equals zero on line 87. The high speed lower level detector logic 86 can continue to monitor the tracking correlation independent of external microprocessor controls, however, should the sign bit on line 85 be low at the time the count equals zero on line 87, the detector logic 86 senses that tracking correlation has been lost and causes the control signal on line 65 to go low and informs the microprocessor 95 of its status via line 65 which now takes over as the detector logic 86 raises a hold signal on line 92. Now the microprocessor 95 can again reprogram the programmable elements of the controller 50 and either perform an acquisition mode operation or another track mode operation employed for verification. In the preferred embodiment of the present invention it is possible to employ a similar type of verification during acquisition without allowing any slip of the master clock or the PN generators. Another feature of the present invention is that the load or hold signal on line 93 is applied as a strobe load signal to the sample count register 96 which loads or reads the value of the sample in the down counter 88 at the time the hold signal occurs. This value on line 97 is held in the register 96 and provides a status to the microprocessor 95 via line 98 that is useful for the microprocessor to determine if the bias and preset thresholds on lines 81 and 84 need to be changed. It will be understood that the time counter 88 is used for both acquisition and tracking correlation but the microprocessor status line 98 is only used during acquisition correlation. The previously mentioned hold time on line 92 may be changed or reprogrammed by the microprocessor 95 via line 99.

Another feature of the present invention is that the controller 50 is capable of producing a signal indicative of low frequency AM modulation on the signal level at line 56. By taking the value in the accumulator 83 via line 101 and applying it to the data input of a buffer register 102 which is loaded during the tracking mode by line 93. The loaded value may be read via line 103 to the microprocessor and used by the microprocessor to generate an antenna error tracking signal.

During acquisition each time the master or system clock or the PN generator is slipped the signals on lines 71 and 63 increment a slip counter 104 which count is applied via line 105 to the microprocessor 95 as a status symbol. The slip counter 104 may be reset by a microprocessor command on line 106 which initializes the slip counter to zero with a reset input. The status signal on line 103 is used for several conditions, the most important being that detection of an excessive slip count after a predetermined period is indicative of having searched the entire PN code without achieving acquisition correlation. Thus, the status conditions monitored by the microprocessor permits the microprocessor to make decisions to modify the programmable parameter of the entire communications receiver as well as the programmable controller 50. Three of the direct programmable inputs to the detector logic 86 from the microprocessor 95 are shown as conditions A, B and C from the microprocessor on lines 107, 108 and 109 respectively. The control signal on line 107 is used to initialize acquisition or tracking. The control signal on line 108 is employed to set the detector logic 86 to the acquisition or tracking mode. The control signal on line 109 is employed to enable either the slip control signals on line 63 or 71 which slip the IPN generator, or the QPN generator, or the master system clock.

Refer now to FIG. 4 showing a digital schematic block diagram of a preferred embodiment programmable digital multi-mode timing generator 110 which comprises the timing and control circuits block 74 in FIG. 2. The system clock on line 73 is applied to the digital timing generator 110 in the present Figure similar to that in FIG. 2. The system clock is applied first to a samples per chip counter 111 which produces a chip strobe output on line 112 that is applied to the I channel (I CH) and the Q channel (Q CH). The chip strobe signal on line 112 is available as an output to other components of the receiver system and is also applied as an I channel input to an I chips per PN counter 113 to produce a I.sub.PN strobe signal on output line 114 which is available to the I.sub.PN generator on line 114. These generators are shown as generator 64 in FIG. 2. The signal on line 114 is applied to an I.sub.PN per data counter 115 to produce the desired I data strobe signal on output line 116. The I data strobe signal is programmable through the I.sub.PN per data command input line 117 which may be connected to an external bit synchronizer as an option feature to the preferred embodiment microprocessor command on line 118 from the already available remote microprocessor. Counter 115 is shown having a reset I data input on line 119 from the data reset/sync logic circuit 121 shown having three information inputs necessary to produce the reset I data signal. These three inputs on lines 122 through 124 are shown as the offset data or not offset data command on line 122, the I data sync information on line 123 and the Q data sync information on line 124.

In similar manner the aforementioned counter 113 is shown having a reset I PN signal on line 125 produced as an output from the PN reset/sync logic circuit 126 which has three information inputs on lines 127 to 129 similar to the aforementioned information inputs on lines 122 through 124. However, these information inputs are for PN time rather than bit data time.

The reset Q PN signal on line 131 from the PN reset/sync logic circuit 126 is applied to Q chips per PN counter 132 to reset the counter to a predetermined value determined by the Q chips per PN command on line 133 from the microprocessor (not shown). At the count down to zero, counter 132 produces the Q.sub.PN strobe signal on line 134 which is applied as an input to the Q.sub.PN per data counter 135 which also receives a reset input on line 136 from the data reset/sync logic 121. The Q.sub.PN per data command into counter 135 is provided by either the preferred embodiment microprocessor command on line 137 or the optional Q.sub.PN /per data command from an external bit synchronizer on line 138 as an optional condition.

The Q.sub.PN strobe on line 134 is provided to the PN generator 64 shown in FIG. 2 on line 134a. The Q.sub.PN strobe is also applied to the input of a dedicated Q.sub.PN logic circuit 139 having two additional inputs designated Q.sub.PN on line 141 and microprocessor command on line 142 to produce a desired Q.sub.PN dedicated enable control signal on line 143 which is used by the demodulator 54 in FIG. 2 for dedicated tracking. Another feature of the present invention has a similar dedicated enable signal provided on line 144 which is produced by the dedicated I.sub.PN logic circuit 145 by processing the two information input signals on lines 146 and 147 designated as I.sub.PN and microprocessor command signals The I.sub.PN signal on line 146 is the same signal shown applied to the demodulator 54 via line 61 and in similar manner the same Q.sub.PN signal on line 141 is the same signal produced by the PN generator 64 on line 62 which is applied to the demodulator 54.

The aforementioned samples per chips counter 111 may be programmed by the preferred use of the receiver microprocessor on line 148 or may be optionally programmed by an optional external code tracking loop which produces the samples per chip signal on line 149 and is required for one of the optional features when operating in the non-synchronous-sample time operational mode. Counters 113 and 132 are programmed by microprocessor inputs on their lines 151 and 133 respectively.

Having explained the preferred embodiment of the present invention it will now be understood that the novel digital timing generator is provided with dual channels and multi-mode output signals for synchronizing and timing communications receivers in a very large number of modes and operations. Further, it will be appreciated that optional features are provided to permit different data or PN rates on different channels, different enable signals for dedicated tracking and timing, and signals for synchronous-sample or non-synchronous-sample operations in a simple fast acting circuit which may be implemented on a very large scale integrated circuit chip with other receiver circuits.

Claims

1. A programmable digital multi-mode timing generator of the type used in a communications receiver having a system clock signal recovered from a data stream, comprising:

chip counter means having an input adapted to receive said system clock signal and produce a lower frequency rate chip strobe signal,

I channel counter means having an input coupled to said chip strobe signal for producing an output I.sub.PN strobe signal employed to synchronize the operation of the communications receiver system to the I spreading rate of the received data,

I.sub.PN per data counter means having an input coupled to said I.sub.PN strobe signal for producing an I data bit rate strobe signal employed to synchronize the operation of the communications receiver system to the I data bit rate of the received data, and

programmable means in said timing generator counter means for setting the number of I.sub.PN strobe signals in said data bit rate strobe signal.

2. A programmable digital timing generator as set forth in claim 1 which further includes Q channel counter means having an input coupled to said chip strobe signal for producing an output Q.sub.PN strobe signal, employed to synchronize the operation of a communications receiver system to the Q spreading rate of the received data, and

Q.sub.PN per data counter means having an input coupled to said Q.sub.PN strobe signal for producing a Q data bit rate strobe signal employed to synchronize the operation of the I and/or Q channels of a communications receiver system to the Q data bit rate of the received data.

3. A programmable digital timing generator as set forth in claim 2 wherein said programmable means in said I channel counter means, said I.sub.PN per data counter means, said Q channel counter means and said Q.sub.PN per data counter means are coupled to external means for programming different spreading rates and/or different data rates on said I and Q channels.

4. A programmable digital timing generator as set forth in claim 2 further includes a programmable means further a programmable PN reset synchronizing logic circuit means having a plurality of information input signals and a reset I PN and a reset Q PN output signal coupled as inputs to said I channel counter means and said Q channel counter means respectively for programmably initializing said channel counter means for generating offset or non offset spreading I.sub.PN and Q.sub.PN strobe signals.

5. A programmable digital timing generator as set forth in claim 4 which further includes a programmable PN per data counter means having a plurality of information input signal and an I data reset and a Q data reset output signal coupled to said I.sub.PN per data counter means and to said Q.sub.PN data counter means respectively for programmably initializing said I.sub.PN per data counter means and Q.sub.PN per data counter means for generating offset and non offset data.

6. A programmable digital timing generator as set forth in claim 1 which further includes dedicated I.sub.PN circuit means having a plurality of programmable inputs and an I.sub.PN strobe input for producing dedicated I.sub.PN dedicated enable signals for use by the receiver for dedicated I channel tracking.

7. A programmable digital timing generator as set forth in claim 2 which further includes dedicated Q.sub.PN circuit means having a plurality of programmable inputs and a Q.sub.PN strobe input for producing dedicated Q.sub.PN dedicated enable signals for use by the receiver for dedicated I and/or Q channel tracking.