Number | Name | Date | Kind |
---|---|---|---|
4042838 | Street et al. | Aug 1977 | A |
4219743 | Millns et al. | Aug 1980 | A |
4484092 | Campbell, Jr. | Nov 1984 | A |
4503343 | Ohuchi | Mar 1985 | A |
4540898 | Pumo et al. | Sep 1985 | A |
4574273 | Atsumi et al. | Mar 1986 | A |
4612462 | Asano et al. | Sep 1986 | A |
4725746 | Segawa et al. | Feb 1988 | A |
5038056 | Koide et al. | Aug 1991 | A |
5057715 | Larsen et al. | Oct 1991 | A |
5073726 | Kato et al. | Dec 1991 | A |
5150186 | Pinney et al. | Sep 1992 | A |
5179299 | Tipon | Jan 1993 | A |
5216290 | Childers | Jun 1993 | A |
5241502 | Lee et al. | Aug 1993 | A |
5270588 | Choi | Dec 1993 | A |
5281869 | Lundberg | Jan 1994 | A |
5319259 | Merrill | Jun 1994 | A |
5365118 | Wilcox | Nov 1994 | A |
5373199 | Shichinohe et al. | Dec 1994 | A |
5381061 | Davis | Jan 1995 | A |
5399920 | Van Tran | Mar 1995 | A |
5444397 | Wong et al. | Aug 1995 | A |
5514994 | Sawada | May 1996 | A |
5528166 | Iikbahar | Jun 1996 | A |
5559447 | Rees | Sep 1996 | A |
5565794 | Porter | Oct 1996 | A |
5587678 | Dijkmans | Dec 1996 | A |
5606275 | Farhang et al. | Feb 1997 | A |
5656571 | Miller et al. | Aug 1997 | A |
5717343 | Kwong | Feb 1998 | A |
5732027 | Arcoleo et al. | Mar 1998 | A |
5781034 | Rees et al. | Jul 1998 | A |
5828262 | Rees | Oct 1998 | A |
5874838 | Rees | Feb 1999 | A |
5877647 | Vajapey et al. | Mar 1999 | A |
5894241 | Rees | Apr 1999 | A |
5898321 | Ilkbahar | Apr 1999 | A |
6225819 | Rees et al. | May 2001 | B1 |
Number | Date | Country |
---|---|---|
0045133 | Feb 1982 | EP |
0046498 | Mar 1982 | EP |
0129661 | Feb 1985 | EP |
52-35570 | Mar 1977 | JP |
53-125753 | Feb 1978 | JP |
59-16424 | Jan 1984 | JP |
Entry |
---|
“9-Mb Pipelined SRAM with QDR™ Architecture”, CY7C1302V25, Mar. 28, 2000, pp. 1-21. |
G. Sonoda, “MOSFET Powering Circuit”, IBM Technical Disclosure Bulletin, vol. 13, No. 9, Feb. 1971. |
T. V. Harroun, Bootstrap Inverter Driver, IBM Technical Disclosure Bulletin, vol. 19, No. 3, Aug. 1976, pp. 827-828. |
“Bufferized ECL-Type Logic Circuit”, IBM Corp. 1990, pp. 343-344. |
Thaddeus J. Gabara et al., “Digitally Adjustable Resistors in CMOS for High-Performance Applications”, IEEE Journal of Solid-State Circuits, vol. 27, No. 8, Aug. 1992, pp. 1176-1185. |
H.L. Kalter et al., “Field-Effect Transistor Driver Circuit”, IBM Technical Disclosure Bulletin, vol. 18, No. 4, Sep. 1975, pp. 1028-1029. |
S. C. Lewis et al., “Bootstrapped FET Driver”, IBM Technical Disclosure Bulletin, vol. 18, No. 11, Apr. 1976, pp. 3595-3596. |
Weste et al., “CMOS VLSI Design: A Systems Perspective”, Addison-Wesley, 1998, pp. 55-56. |