This application is a national stage entry of international application number PCT/CN2011/000797, having international filing date of May 9, 2011, the entirety of which is hereby incorporated by reference as if fully set forth herein.
The present application is directed to lighting devices, and more particularly to improved program start ballast circuits for discharge lamps. Electronic ballasts are used to power fluorescent lamps, high-intensity discharge lamps, and the like, and typically include an inverter to generate lamp power. Electronic ballasts may be started using one of several starting techniques, including “instant” start, “rapid” start, and “programmed” start. The instant start technique starts a lamp without preheating a cathode associated therewith, which results in low cost in ballast design but the lamp cathodes can be degraded rapidly due to the violent nature of the starting method. Rapid start ballasts start the ballast and heat the cathode concurrently, resulting in a relatively long start time while mitigating the adverse effects of a cold start on the lamp's cathode. Programmed start ballasts apply a relatively low output voltage initially, which is not high enough to begin gas discharge, while the lamp filaments or cathodes are preheated at a relatively high level for a limited period of time. After the cathodes are preheated, a moderately high voltage is applied to ignite the lamp and the filament heating power is discontinued. Conventional programmed start ballasts open or short a preheat circuit to stop the preheating power (cathode cut-off). This approach tends to be costly in practice, particularly for ballasts that power multiple lamps. Accordingly, there is a need for improved programmed start ballasts.
Step-dimming ballasts have been developed to allow energy savings by users selecting one of two levels of fluorescent lamp illumination. Step dimming has been previously accomplished by dedicated dimming circuitry that increases the frequency of the ballast inverter to lower the output power, or by the provision of multiple inverters in the ballast, with one inverter being shut down while the other keeps working for dimmed operation. These dimming solutions, however, require additional circuit components and can be costly in terms of circuit area and cost. Thus, there is a need for improved step dimming ballasts.
Another problem with lamp ballasts relates to arcing. Electronic ballasts are generally equipped to provide high output voltages in order to ignite gas discharge lamps. As a result, however, these ballasts may be exposed output arcing fault conditions, such as when a failed lamp is while AC power is applied to the ballast, or when the lamp electrical connection with the ballast output is intermittent. Such arcing is undesirable and may damage the ballast and/or the lamp, lamp holder. Thus, it is desirable to provide improved electronic ballasts that can quickly extinguish detected arcs without damage to the ballast or the lamp holder.
Improved ballasts are disclosed with improved preheat circuitry that selectively adds an impedance network to the inverter circuit so that inverter output is low enough to meet the preheat requirement during preheat period, and can also provide step dimming and/or are extinguishment. The disclosed circuitry provides any or all these features without significant cost or space increase.
In accordance with one or more aspects of the disclosure, a programmed start ballast circuit is provided, which includes a rectifier and a DC circuit that optionally includes a DC to DC converter which drives an inverter to power one or more light sources. The inverter includes first and second capacitances coupled in series between the output terminals of the DC circuit and joined with one another at a first intermediate node, as well as first and second switching devices in series between the first and second rectifier output terminals joined together at a second intermediate node. A first transformer is provided, having a first primary winding coupled between the second intermediate node and a third intermediate node of the inverter, along with a third capacitance coupled in parallel with the first primary. A primary winding of a second transformer is coupled between the first and third intermediate nodes, and a mode control circuit operates to selectively couple the third intermediate node with one of the first and second DC circuit output terminals in a first mode in order to reduce a voltage potential across the second primary winding. In a second mode, the mode control circuit disconnects the third intermediate node from the second DC output terminal. In this manner, the ballast operates at a high power output in the first mode for normal lighting operation, and reduces the output power level in the second mode for preheating, step dimming and/or for extinguishing detected arcs.
In certain embodiments, the mode control circuit reduces the second primary winding voltage potential to zero in the first mode to reduce the inverter resonant frequency.
In certain embodiments, the mode control circuit includes a fourth capacitance and a switching device coupled in series between the third intermediate node and the second DC output terminal with the mode control switching device conductive in the first mode and non-conductive in the second mode. In certain embodiments, the second DC output terminal is grounded.
In certain embodiments, the second transformer provides one or more secondary windings to heat light sourced cathode(s) when the primary is energized, and a preheat timer provides a signal to hold the mode control circuit in the second mode for a predetermined preheat time following powerup of the ballast circuit, and then allows the mode control circuit to switch to the first mode after the predetermined preheat time to end preheating of the light source cathode.
In certain embodiments, the mode control circuit switches from the first mode to the second mode for dimmed operation in response to a dimming signal after the predetermined preheat time.
In certain embodiments, the mode control circuit switches from the first mode to the second mode for a predetermined arcing time to extinguish a detected arcing condition in response to an arcing detect signal after the predetermined preheat time, and then switches back to the first mode.
In accordance with further aspects of the disclosure, a programmed start ballast circuit is provided, which includes an inverter having a resonant circuit that produces an AC output to power one or more light sources at a first output level in a first mode, and powers the light source(s) at a second lower output level in a second mode. The ballast also includes a preheat circuit that provides heat to one or more light source cathodes in the second mode, as well as a mode control circuit with a switching device that operates according to a mode control input to set the inverter mode using two equal potential nodes to change the impedance of the inverter resonant circuit.
In certain embodiments, the ballast further includes a preheat timer that provides a signal to hold the mode control circuit in the second mode for a predetermined preheat time following power up of the ballast for cathode preheating, and to allow the mode control circuit to switch to the first mode after the predetermined preheat time to end cathode preheating.
In certain embodiments, the mode control circuit is selectively operative in response to a dimming control signal to switch from the first mode to the second mode for dimmed operation.
In certain embodiments, the mode control circuit operates in response to an arcing detect signal to switch to the second mode for a predetermined arcing time to extinguish a detected arcing condition, and to thereafter switch from the second mode to the first mode.
Referring now to the drawings, like reference numerals are used to refer to like elements throughout and the various features are not necessarily drawn to scale.
An inverter circuit 108 is coupled to the output terminals 106a and 106b of the DC to DC converter 106, and converts the DC output to produce an AC output to power one or more light sources 110, such as fluorescent lamps, high intensity discharge lamps, etc. The inverter 108 in the illustrated embodiment includes first and second input capacitors C1 and C2 coupled together at a first intermediate node 108a, where the capacitors C1 and C2 are of equal capacitance in certain embodiments such that the voltage at node 108a is half the input DC voltage provided by the converter 106 (e.g., VDC/2).
The inverter 108 is a self-oscillating type, which operates by alternating actuation of first and second switching devices Q1 and Q2, respectively, which are coupled in series between the DC-DC converter output terminals 106a and 106b, where the illustrated embodiment includes first and second DC link inductors L1 and L2 connected in the upper and lower DC branches of the inverter circuit 108, respectively, with a capacitance C5 coupled in parallel with the switching devices Q1 and Q2 between internal inverter nodes 108d and 108em, where the inductances L1 and L2 may be wound on a common core in certain embodiments.
Q1 and Q2 are joined with one another at a second inverter intermediate node 108b that operates as an AC output terminal of the inverter 108. This node 108b is connected to a first (upper) terminal of a primary winding T1P of a first transformer T1, whose secondary winding drives the lamp outputs for powering the lamps 110. The primary T1P has a second (lower) terminal coupled with a third intermediate node 108c of the inverter 108, and a third capacitance C3 is connected in parallel with the primary T1P between the second and third intermediate nodes 108b and 108c.
The ballast 100 includes a second transformer T2 with a second primary winding T2P coupled between the first and third intermediate nodes 108a and 108c. In practice, the impedance of the second primary winding T2P is in series with the first primary T1P during full power operation of the inverter 108, where the connection of this impedance T2P in the inverter resonant circuit sets the resonance to a low frequency for high inverter output power (e.g., 100% rated power for a given design).
A mode control circuit 150 is provided in the ballast 100, which operates in one of two modes, and effectively changes the inverter resonant circuit impedance to set the frequency and hence the output power level according to the operational mode. This circuit 150 in the illustrated embodiment of
As seen in the embodiment of
In the illustrated example, moreover, the closure of switch S1 (in the first mode) effectively reduces the voltage potential across T2P to zero since connection of C4 to the lower DC output rail terminal 106b grounds C4, causing the potentials at nodes 108a and 108c to equalize at approximately VDC/2. The illustrated embodiment thus advantageously uses two nodes of the inverter 108 that reach equilibrium at the same voltage to effectively turn off the primary winding current in T2P for changing the output level of the inverter 108. This is used in various embodiments for performing one or more functions, such as step dimming, arcing control, and/or cathode preheating during programmed starting.
The illustrated ballast 100, cathode preheating is done by energizing the primary winding T2P, where the second transformer in certain embodiments includes one or more secondary windings T2S which are located so as to heat a cathode of the at least one light source 110 when a voltage is applied across the second primary winding T2P. As seen in
In the illustrated embodiment, moreover, the mode control circuit 150 provides other functions via actuation of the switch S1. To accomplish this, the switch S1 is controlled by a mode signal 159 provided by an OR gate 158 or other gating circuitry 158 having logical OR functionality. In this embodiment, the cathode preheat timer circuit 152 applies its output signal as one input to the gating circuitry 158.
The ballast 100 of
The exemplary ballast 100 of
In embodiments that provide cathode preheating via the mode control circuit 150, the preheating operation can be set to take precedence over anti-arcing or dimming control, so that the cathode preheating will occur (in the second mode) for its predetermined time period independent of the signal conditions of the anti-arcing timer 156 and the dimming circuit 154.
With the ballast 100 at full power, a determination is made at 220 as to whether a step dimming signal or command has been received (e.g., dimming circuit 154). If so (YES at 220), S1 is opened at 222 to reduce the output power for dimming the lamps 110. The process 200 continues monitoring the step dimming signal, and once this is removed (NO at 220), S1 is closed to switch to provide full output power at 226.
A determination is made at 230 as to whether arcing has been detected (e.g., by detection circuit 160 in
The above examples are merely illustrative of several possible embodiments of various aspects of the present disclosure, wherein equivalent alterations and/or modifications will occur to others skilled in the art upon reading and understanding this specification and the annexed drawings. In particular regard to the various functions performed by the above described components (assemblies, devices, systems, circuits, and the like), the terms (including a reference to a “means”) used to describe such components are intended to correspond, unless otherwise indicated, to any component, such as hardware, processor-executed software, or combinations thereof, which performs the specified function of the described component (i.e., that is functionally equivalent), even though not structurally equivalent to the disclosed structure which performs the function in the illustrated implementations of the disclosure. Although a particular feature of the disclosure may have been illustrated and/or described with respect to only one of several implementations, such feature may be combined with one or more other features of the other implementations as may be desired and advantageous for any given or particular application. Furthermore, references to singular components or items are intended, unless otherwise specified, to encompass two or more such components or items. Also, to the extent that the terms “including”, “includes”, “having”, “has”, “with”, or variants thereof are used in the detailed description and/or in the claims, such terms are intended to be inclusive in a manner similar to the term “comprising”. The invention has been described with reference to the preferred embodiments. Obviously, modifications and alterations will occur to others upon reading and understanding the preceding detailed description. It is intended that the invention be construed as including all such modifications and alterations.
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/CN2011/000797 | 5/9/2011 | WO | 00 | 9/29/2011 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2012/151712 | 11/15/2012 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
5124619 | Moisin et al. | Jun 1992 | A |
5170099 | Ueoka et al. | Dec 1992 | A |
5438243 | Kong | Aug 1995 | A |
5512801 | Nilssen | Apr 1996 | A |
5731667 | Luchetta et al. | Mar 1998 | A |
5744915 | Nilssen | Apr 1998 | A |
5834906 | Chou et al. | Nov 1998 | A |
5877592 | Hesterman et al. | Mar 1999 | A |
5920155 | Kanda et al. | Jul 1999 | A |
5959408 | Steel et al. | Sep 1999 | A |
5982113 | Crouse et al. | Nov 1999 | A |
6236168 | Moisin | May 2001 | B1 |
6366031 | Klien | Apr 2002 | B2 |
6417630 | Simpelaar | Jul 2002 | B1 |
6720739 | Konopka | Apr 2004 | B2 |
6809477 | Soules et al. | Oct 2004 | B2 |
7193368 | Chen et al. | Mar 2007 | B2 |
7288901 | Yu et al. | Oct 2007 | B1 |
7327101 | Chen et al. | Feb 2008 | B1 |
7468586 | Yu et al. | Dec 2008 | B2 |
7733028 | Chen et al. | Jun 2010 | B2 |
7830096 | Chen et al. | Nov 2010 | B2 |
8084953 | Xie et al. | Dec 2011 | B2 |
8274234 | Xiong | Sep 2012 | B1 |
8659233 | Nerone et al. | Feb 2014 | B2 |
20030160554 | Soules et al. | Aug 2003 | A1 |
20030160571 | Moisin | Aug 2003 | A1 |
20040051475 | Griffin | Mar 2004 | A1 |
20040070324 | Lisitsyn | Apr 2004 | A1 |
20040090800 | Moisin | May 2004 | A1 |
20040190314 | Yoshida | Sep 2004 | A1 |
20050067973 | Beij et al. | Mar 2005 | A1 |
20090108766 | Chen et al. | Apr 2009 | A1 |
20090115340 | Chen et al. | May 2009 | A1 |
20100213864 | Xie et al. | Aug 2010 | A1 |
20120182772 | Hosokawa et al. | Jul 2012 | A1 |
20130099572 | Norrga | Apr 2013 | A1 |
Entry |
---|
Written Opinion, International Application No. PCT/CN2011/000797, Feb. 2, 2012. |
International Search Report, International Application No. PCT/CN2011/000797, Feb. 2, 2012. |
CN Application No. 201180070742.6, Office Action Issued Jul. 28, 2014 (English Translation Appended). |
Number | Date | Country | |
---|---|---|---|
20140055033 A1 | Feb 2014 | US |