The present invention relates to electrical surge protection devices, and more particularly to protection devices and methods for preventing the flow of undesirable differential mode transients.
Wherever electronic circuitry is coupled to an external cable run, a risk of damage to the circuitry, due to the transmission of transient overvoltages by the cable run, may occur. Such overvoltages may be due to any one of several factors. For example, lightning, electrostatic discharge, or malfunction of equipment at a remote end of the cable may be responsible. Several techniques exist for isolating circuitry from potentially damaging surges. These include, inductive coupling as shown in
However, in the event that a voltage transient affects one of conductors 2 and 4 substantially more than the other, then a surge current typically flows through primary coil 8 and induces a transient voltage across the output terminals of secondary coil 10. The surge current may damage the isolation device and may also damage the equipment that is intended to be protected. Consequently, while an isolation transformer provides a good measure of protection from common mode transients, it does not provide protection from differential mode surges.
One area where isolation transformers are used significantly is in the implementation of local area computer data networks (LANs). With reference to
Isolation module 20 includes a pair of transformers 20A and 20B which respectively provide isolation for processing chip 24 from transients on the transmit and receive twisted pairs. As previously explained, isolation transformers 20A and 20B usually provide considerable immunity from damaging common mode transients but not from differential mode transients. For example, in the event of a voltage transient occurring at the RX+ pin but not on the RX− pin, that transient most likely will be transmitted across the isolation transformer and may damage processing chip 24.
It is therefore desirable to provide a convenient means for addressing the problems posed by differential mode transients as discussed above.
According to an embodiment, a differential mode surge protection apparatus comprises: a pair of input connection points and a corresponding pair of output connection points; a first unipolar solid state protection device in series between a first one of the pair of input connection points and a first one of the corresponding pair of output connection points; and a second unipolar solid state protection device in series between a second one of the pair of input connection points and a second one of the corresponding pair of output connection points.
The first and second unipolar solid state protection devices may be integrated into a single miniaturized protection package. A surge arrestor may be arranged to supplement protection conferred by the first and second unipolar solid state protection devices. It may be capable of being triggered prior to breakdown of either the first or second unipolar solid state protection devices. The surge arrestor may be connected across the input connection points.
The first and second unipolar solid state protection devices may comprise a matched pair of unipolar transient blocking units (TBUs), each unipolar transient blocking unit including two series connected field effect transistors.
The differential mode surge protection apparatus may further comprise a common mode isolation device disposed between the first unipolar solid state protection device and the second unipolar solid state device and the output connection points. The common mode isolation device may comprise an isolation transformer. Alternatively, the common mode isolation device may comprise another suitable device such as an opto-isolator.
According to another embodiment, the differential mode protection apparatus may be provided in combination with a digital signal processing card such as a LAN card. The unipolar solid state protection devices may be disposed between a common mode isolation device of the digital signal processing card and external connection points of the digital signal processing card. Alternatively, the unipolar solid state protection devices may be disposed between an output side of the isolation device and a digital signal processing chip of the card.
According to a further embodiment, a cable may be provided that includes one or more of the differential mode surge protection apparatuses. In that case the pair of input connection points may terminate upon a first connector of the cable, and the output connection points may terminate upon a second connector of the cable. The first connector may comprise a socket, and the second connector may comprise a plug. Alternatively, the first connector may comprise a plug, and the second connector may comprise a plug. Typically the cable comprises a LAN cable and the first and second connectors comprise LAN cable connectors.
Further preferred features of the various aspects of the invention will be apparent from the following description of preferred embodiments, which will be made with reference to a number of figures.
Referring now to
A TBU is a transistor device configured to open-circuit once the current through it reaches a certain predetermined trigger level. TBU 36 consists of two depletion mode FETs being N-channel FET Q1 and P-channel FET Q2. Q1 and Q2 are connected with their conduction paths in series. The gate electrode of transistor Q1 is coupled to the drain electrode of transistor Q2. The source electrodes of Q1 and Q2 are coupled to each other and the drain electrode of transistor Q1 is coupled to a first terminal 44. Resistor R1 extends between the drain electrode of Q1 and the gate electrode of Q2. The drain of Q2 is connected to a first side of primary coil 40. In effect, TBU 36 functions as a fuse for positive current flowing from terminal 44 through to the primary coil. The structure of TBU 38 is identical to that of TBU 36 so that TBU 38 acts as a fuse for positive current flowing from terminal 46 towards primary coil 40. TBU 38 and TBU 36 may be selected so that they have as close as possible insertion loss in order that the balance of the circuit is maintained.
TBUs 36 and 38 protect a load connected across terminals 43 and 45 from differential surge currents by triggering to an open circuit when the current through the load reaches the preset trigger level. If the differential current into terminal 44 attains the trigger level then TBU 36 would open-circuit. Alternatively if the differential current flowing out of terminal 44 attains the trigger level then TBU 38 would trigger. Of course, the TBUs could be reverse-orientated relative to the configuration depicted in
In the event that the voltage across a triggered TBU continues to rise, then eventually a breakdown voltage would be reached at which the TBU conducts again. At present TBUs with breakdown voltages up to 800V are available. In order to provide protection from surges that exceed the breakdown voltage, surge arrestor 48 may be included. A gas arrestor, as depicted at item 48 is typically used. However, any suitable surge arrestor could be used as an alternative. Surge arrestor 48 is connected line-to-line across terminals 44 and 46 and is selected so that it will trigger at 90% of the TBUs' breakdown voltage. Consequently, in the event of a differential mode surge approaching the breakdown voltage of the TBUs, the surge arrestor would trigger and short the surge before it can cause breakdown of the triggered TBU and subsequently be transmitted across isolation transformer 42 to potentially damage any load connected between output terminals 43 and 45.
Suitable TBU's may be purchased from Fultec Pty Ltd of Building 76A, University of Queensland Campus, St Lucia, Brisbane, Queensland, Australia. Circuits for implementing suitable TBUs are described in granted U.S. Pat. No. 5,742,463 and in International Patent Application No. PCT/AU03/00175, both by the present inventor. The descriptions of both U.S. Pat. No. 5,742,463 and PCT/AU03/00175 are hereby both incorporated in their entireties by cross-reference.
With reference to
A schematic diagram of a digital processing card, in the present example a LAN card, according to a preferred embodiment is shown in
Although the present invention has been described in terms of preferred embodiments, it is not intended that the invention be limited to these embodiments. Equivalent methods, structures, arrangements, processes, steps, and other modifications apparent to those skilled in the art would fall within the scope of the following claims.
Number | Date | Country | Kind |
---|---|---|---|
PCT/AU03/01326 | Oct 2003 | WO | international |
2002951888 | Oct 2002 | AU | national |