Embodiments according to the present invention are hereunder explained in detail in reference to drawings. Note that, the present invention is not limited by the following embodiments.
Prior to actual transmission, the edge position adjustment amount table 104 is set at an optimum value by some sort of method. For example, in an initialization procedure prior to actual data transmission, such kind of a method can be considered as: for fixing an edge position, transmitting a plurality of known code sequences, and measuring the edge position at a receiver; or for transmitting a plurality of known code sequences while changing an edge position and recording the edge position where an eye opening at a receiver is the maximum. Further, if a substrate material, a line length, and others are known and a parameter representing the state of a transmission line can be estimated, it is also possible to make an edge position adjustment amount table 104 with a computation circuit shown in after-mentioned Second embodiment. Otherwise, if transmission and reception are carried out through a fixed transmission line every time, a configuration wherein an optimum edge position adjustment amount is stored in an edge position adjustment amount table 104 with hard-wiring or a ROM at the time of circuit design is also possible.
In actual transmission, the code sequence 101 sent from an internal circuit to be sent outside is: equalized in the amplitude direction with the pulse amplitude equalization circuit 102; and input into the edge position adjustment circuit 103. As the pulse amplitude equalization circuit 102, a known circuit such as a general equalization circuit with an FIR filter can be used. Here, a configuration wherein the pulse amplitude equalization circuit 102 is not used and the transmission code sequence 101 is directly input into the edge position adjustment circuit 103 without pulse amplitude equalization is also possible. Otherwise, a configuration wherein the order of the pulse amplitude equalization circuit 101 and the edge position adjustment circuit 103 is reversed and the pulse amplitude equalization is applied after the pulse width equalization is applied in advance is also possible.
In the meantime, the exclusive OR circuit group 106 computes the exclusive OR row of symbols located at positions symmetrical to each other before and after the symbol ao now ready to be transmitted. Here, in
The exclusive OR circuit 105: actuates the edge position adjustment circuit 103 when an edge exists immediately before the symbol ao now ready to be transmitted, namely in the case of a−1≠a0; and, in contrast, stops the edge position adjustment circuit 103 and directly inputs the output from the pulse amplitude equalization circuit 102 into the transmission driver 108 when an edge does not exist immediately before the symbol a0, namely in the case of a−1≠a0. Here, considering that the edge position adjustment circuit 103 does nothing when an edge does not exist, a configuration wherein the exclusive OR circuit 105 is omitted and the edge position adjustment circuit 103 is always kept in the state of being actuated regardless of the existence or the nonexistence of an edge is also possible.
The exclusive OR circuit 107 decides the direction of edge position adjustment by computing the exclusive OR of two symbols a−1 and a−2 immediately before the symbol ao now ready to be transmitted. That is, the edge position adjustment circuit 103 changes the edge position: so as to be delayed in the case of a−1≠a−2; and so as to be forwarded in the case of a−1=a−2. Here, considering that the exclusive OR of a−2 and a0 is input into the edge position adjustment amount table 104, a configuration wherein the exclusive OR circuit 107 computes not the exclusive OR of the symbols a−1 and a−2 but the exclusive OR of the symbols a0 and a−1 is also possible.
The edge position adjustment circuit 103 adjusts the position of the edge of a signal output from the pulse amplitude equalization circuit 101 to the extent shown by the edge position adjustment amount table 104 in the direction computed with the exclusive OR circuit 107. The transmission driver 108 amplifies a signal output from the edge position adjustment circuit 103 to a transmission level and sends the signal to exterior as a transmission waveform 109.
The pulse amplitude modulation circuit according to the present embodiment adjusts to an optimum position and outputs the edge immediately before the symbol a0 now ready to be transmitted in a binary code sequence . . . a−3, a−2, a−1, a0, a1, a2, a3 . . . sent from an internal circuit to be sent outside in consideration of the code sequence before and after a0. By so doing, pattern jitters reduce at a receiver end and the reliability of signal transmission improves.
Prior to actual data transmission, it is necessary to decide the parameters β and γ (refer to
In actual data transmission, a code sequence 101 sent from an internal circuit to be sent outside is: equalized in the amplitude direction with the pulse amplitude equalization circuit 102; and input into the edge position adjustment circuit 103. As the pulse amplitude equalization circuit 102, a known circuit such as a general equalization circuit with an FIR filter can be used. Here, a configuration wherein the pulse amplitude equalization circuit 102 is not used and the transmission code sequence 101 is directly input into the edge position adjustment circuit 103 without pulse amplitude equalization is also possible. Otherwise, a configuration wherein the order of the pulse amplitude equalization circuit 101 and the edge position adjustment circuit 103 is reversed and the pulse amplitude equalization is applied after the pulse width equalization is applied in advance is also possible. Meanwhile, the edge position computation circuit 601: computes an edge position adjustment amount tE that negates pattern jitters tJ represented by Equation 6 at an edge on a receiver side from the parameters β and γ representing the state of a transmission line with the following equation; and outputs the result.
The edge position adjustment circuit 103: adjusts the edge position of a signal output from the pulse amplitude equalization circuit 102 in accordance with the output tE of the edge position adjustment amount computation circuit 601; and outputs the signal. The transmission driver 107: amplifies the signal output from the edge position adjustment circuit 103 to a transmission level; and sends the signal as a transmission waveform 108 to exterior.
Equation 1 that computes an edge position adjustment amount contains division and hence a novel idea is required for installing a circuit of high efficiency. As an example, in
It is understood that the filter outputs the value obtained by computing Equation 1 with regard to the three pairs of symbols before and after the symbol a0 now ready to be transmitted, namely six symbols a−3, a−2, a−1, a0, a1, a2. A configuration wherein the number of the symbols to be considered is set at a number other than six is also possible in consideration of the magnitude of ISI in a transmission line, the span of an edge position adjustable with the edge position adjustment circuit 103, and others. Further, the number of the symbols to be considered is not necessarily identical between the numbers thereof before and after the symbol a0 now ready to be transmitted and a configuration wherein four symbols are before the symbol a0 and one symbol is after the symbol a0, namely a−4, a−3, a−2, a−1, a0, is also possible.
As stated above, embodiments wherein an edge position computation circuit to compute an edge position adjustment amount so as to negate pattern jitters represented by Equation 6 at the edge position on a receiver side is employed are explained. Instead of this, it is also possible to modify the configuration of an edge position computation circuit so as to compensate the pattern jitter amount at the edge position on the receiver side that is approximated on the premise that the pulse response function is symmetrical with respect to t=T/2 as shown by Equation 7. Thereby the circuit configuration is further simplified.
Number | Date | Country | Kind |
---|---|---|---|
2006-240941 | Sep 2006 | JP | national |