PWM DC-DC converter with linear voltage regulator for DC assist

Abstract

A DC power supply, which includes a DC-DC converter and a linear voltage regulator, is disclosed. The DC-DC converter provides a DC power supply signal and a duty-cycle signal, which is based on a duty-cycle of the DC-DC converter. The DC-DC converter provides the DC power supply signal via a power supply output using a setpoint of the DC power supply. The linear voltage regulator provides a DC assist signal to assist the DC-DC converter when an adjusted setpoint of the DC power supply is greater than a voltage of the DC power supply signal. The linear voltage regulator provides the adjusted setpoint using the setpoint and the duty-cycle signal, such that the adjusted setpoint is directly related to the setpoint and to the duty-cycle.

Description

FIELD OF THE DISCLOSURE

The present invention relates to pulse width modulation (PWM) direct current (DC)-DC converters, which may be used in radio frequency (RF) communications systems.

BACKGROUND

Traditional 2^nd generation (2G) global system for mobile communications (GSM) cellphones, or other user equipment, may typically be battery powered using traditional high-power, high current, low-cost, and low drop-out (LDO) regulators. However, in applications having high efficiency requirements, linear DC power supplies may be inadequate because the efficiency of a linear voltage regulator degrades dramatically the more the linear regulator output voltage is below the battery voltage. As a result, a DC power supply, which includes a DC-DC converter and a linear voltage regulator, may be preferred. The linear voltage regulator may provide high output current when the output voltage approaches the battery voltage, and the DC-DC converter may provide high efficiency when the battery voltage is greater than the output voltage. In this regard, a 2G GSM cellphone may benefit from such a power supply. In general, for 2G cellular applications there is a need for a DC power supply having a combination of a DC-DC converter and a linear voltage regulator.

SUMMARY

A DC power supply, which includes a DC-DC converter and a linear voltage regulator, is disclosed according to one embodiment of the present disclosure. The DC-DC converter provides a DC power supply signal to a load via a power supply output and a duty-cycle signal, which is based on the load. The linear voltage regulator provides assistance to the DC-DC converter when the DC-DC converter is incapable of supplying the load by itself.

In this regard, the DC power supply operates in either a normal mode or an assist mode. The normal mode is selected when the DC-DC converter is capable of supplying the load by itself. As such, during the normal mode, the DC-DC converter provides the duty-cycle signal to place the linear voltage regulator in a stand-by mode and supplies power to the load by itself.

Conversely, the assist mode is selected when DC-DC converter needs assistance from the linear voltage regulator.

In an example embodiment of the present disclosure, the normal mode is selected when an output voltage from the DC power supply is between 300 and 400 millivolts below a battery voltage.

Those skilled in the art will appreciate the scope of the present disclosure and realize additional aspects thereof after reading the following detailed description of the preferred embodiments in association with the accompanying drawing figures.

BRIEF DESCRIPTION OF THE DRAWING FIGURES

The accompanying drawing figures incorporated in and forming a part of this specification illustrate several aspects of the disclosure, and together with the description serve to explain the principles of the disclosure.

FIG. 1 shows a DC power supply according to one embodiment of the DC power supply.

FIG. 2 shows details of a DC-DC converter illustrated in FIG. 1 according to one embodiment of the DC-DC converter.

FIG. 3 shows details of the DC-DC converter illustrated in FIG. 1 according to an alternate embodiment of the DC-DC converter.

FIG. 4 shows details of the DC-DC converter illustrated in FIG. 1 according to an additional embodiment of the DC-DC converter.

FIG. 5 shows details of a linear voltage regulator illustrated in FIG. 1 according to one embodiment of the linear voltage regulator.

FIG. 6 shows details of the linear voltage regulator illustrated in FIG. 1 according to an alternate embodiment of the linear voltage regulator.

FIG. 7 shows an RF communications system according to one embodiment of the RF communications system.

FIG. 8 shows the RF communications system according to an alternate embodiment of the RF communications system.

DETAILED DESCRIPTION

The embodiments set forth below represent the necessary information to enable those skilled in the art to practice the embodiments and illustrate the best mode of practicing the embodiments. Upon reading the following description in light of the accompanying drawing figures, those skilled in the art will understand the concepts of the disclosure and will recognize applications of these concepts not particularly addressed herein. It should be understood that these concepts and applications fall within the scope of the disclosure and the accompanying claims.

It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the present disclosure. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.

It will be understood that when an element such as a layer, region, or substrate is referred to as being “on” or extending “onto” another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or extending “directly onto” another element, there are no intervening elements present. Likewise, it will be understood that when an element such as a layer, region, or substrate is referred to as being “over” or extending “over” another element, it can be directly over or extend directly over the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly over” or extending “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.

Relative terms such as “below” or “above” or “upper” or “lower” or “horizontal” or “vertical” may be used herein to describe a relationship of one element, layer, or region to another element, layer, or region as illustrated in the Figures. It will be understood that these terms and those discussed above are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures.

The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes,” and/or “including” when used herein specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.

Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this disclosure belongs. It will be further understood that terms used herein should be interpreted as having a meaning that is consistent with their meaning in the context of this specification and the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.

A DC power supply, which includes a DC-DC converter and a linear voltage regulator, is disclosed according to one embodiment of the present disclosure. The DC-DC converter provides a DC power supply signal to a load via a power supply output and a duty-cycle signal, which is based on the load. The linear voltage regulator provides assistance to the DC-DC converter when the DC-DC converter is incapable of supplying the load by itself.

In this regard, the DC power supply operates in either a normal mode or an assist mode. The normal mode is selected when the DC-DC converter is capable of supplying the load by itself. As such, during the normal mode, the DC-DC converter provides the duty-cycle signal to place the linear voltage regulator in a stand-by mode and supplies power to the load by itself. Conversely, the assist mode is selected when DC-DC converter needs assistance from the linear voltage regulator.

In an example embodiment of the present disclosure, the normal mode is selected when an output voltage from the DC power supply is between 300 and 400 millivolts below a battery voltage.

FIG. 1 shows a DC power supply 10 and a DC power source 12 according to one embodiment of the DC power supply 10 and the DC power source 12. In one embodiment of the DC power source 12, the DC power source 12 is a battery. The DC power source 12 provides a DC source signal VDC to the DC power supply 10. The DC source signal VDC has a DC source voltage DCV. In addition, the DC power supply 10 has a power supply output PCP. The DC power supply 10 provides a DC power supply signal PPS via the power supply output PCP using the DC source signal VDC. The DC power supply signal PPS has a DC power supply voltage PPV. In addition, the DC power supply 10 provides the DC power supply signal PPS using a setpoint of the DC power supply 10.

The DC power supply 10 includes a DC-DC converter 14 and a linear voltage regulator 16. In one embodiment of the DC-DC converter 14, the DC-DC converter 14 functions as a switching power supply, such that the DC-DC converter 14 has a duty-cycle. In one embodiment of the linear voltage regulator 16, the linear voltage regulator 16 functions as an analog power supply. In one embodiment of the DC-DC converter 14 and the linear voltage regulator 16, the DC-DC converter 14 provides power more efficiently than the linear voltage regulator 16, such that an efficiency of the DC-DC converter 14 is greater than an efficiency of the linear voltage regulator 16. Each of the DC-DC converter 14 and the linear voltage regulator 16 receives a power supply control signal VRMP, which is representative of the setpoint of the DC power supply 10.

In one embodiment of the linear voltage regulator 16, when the DC source voltage DCV minus the setpoint of the DC power supply 10 is greater than a voltage threshold, the DC-DC converter 14 disables the DC assist signal DCA to reduce power output of the linear voltage regulator 16. In a first embodiment of the voltage threshold, the voltage threshold is equal to 150 millivolts. In a second embodiment of the voltage threshold, the voltage threshold is equal to 250 millivolts. In a third embodiment of the voltage threshold, the voltage threshold is equal to 350 millivolts. In a fourth embodiment of the voltage threshold, the voltage threshold is equal to 450 millivolts. In a fifth embodiment of the voltage threshold, the voltage threshold is equal to 550 millivolts.

In one embodiment of the DC-DC converter 14, the DC-DC converter 14 provides the DC power supply signal PPS using the DC source signal VDC and using the setpoint of the DC power supply 10. In one embodiment of the linear voltage regulator 16, the linear voltage regulator 16 provides a DC assist signal DCA to assist the DC-DC converter 14 using the DC source signal VDC. As such, the DC power source 12 provides the DC source signal VDC to both the DC-DC converter 14 and the linear voltage regulator 16. The DC-DC converter 14 provides the DC power supply signal PPS via the power supply output PCP and the linear voltage regulator 16 provides the DC assist signal DCA via the power supply output PCP.

Each of the DC-DC converter 14 and the linear voltage regulator 16 receives a feedback signal FBS via the power supply output PCP. As such, the feedback signal FBS is representative of the DC power supply signal PPS. The DC-DC converter 14 further provides a duty-cycle signal DCS to the linear voltage regulator 16 based on the duty-cycle of the DC-DC converter 14. In one embodiment of the linear voltage regulator 16, the linear voltage regulator 16 provides the DC assist signal DCA to assist the DC-DC converter 14 via the power supply output PCP when an adjusted setpoint is greater than the DC power supply voltage PPV. In addition, the linear voltage regulator 16 provides the adjusted setpoint of the DC power supply 10 using the setpoint and the duty-cycle signal DCS, such that the adjusted setpoint is directly related to the setpoint and directly related to the duty-cycle of the DC-DC converter 14. In an alternate embodiment of the linear voltage regulator 16, the linear voltage regulator 16 provides the DC assist signal DCA to assist the DC-DC converter 14 via the power supply output PCP when an adjusted setpoint is within an assist range of the DC power supply signal PPS.

In one embodiment of the DC-DC converter 14 and the linear voltage regulator 16, when the duty-cycle of the DC-DC converter 14 is less than a maximum duty-cycle, the adjusted setpoint is less than the setpoint. In one embodiment of the DC-DC converter 14 and the linear voltage regulator 16, the maximum duty-cycle is equal to 100 percent. In one embodiment of the DC-DC converter 14 and the linear voltage regulator 16, when the duty-cycle of the DC-DC converter 14 is essentially equal to the maximum duty-cycle, the adjusted setpoint is essentially equal to the setpoint. In an exemplary embodiment of the DC-DC converter 14, when the duty-cycle of the DC-DC converter 14 is equal to zero, a portion of the DC power supply voltage PPV that is provided by the DC-DC converter 14 is equal to essentially zero volts. When the duty-cycle of the DC-DC converter 14 is equal to 100 percent, the portion of the DC power supply voltage PPV that is provided by the DC-DC converter 14 is equal to essentially the DC source voltage DCV. When the duty-cycle is between zero and 100 percent, the portion of the DC power supply voltage PPV that is provided by the DC-DC converter 14 varies based on the duty-cycle signal DCS. In this regard, the adjusted setpoint is used to control the assistance that is provided by the linear voltage regulator 16.

FIG. 2 shows details of the DC-DC converter 14 illustrated in FIG. 1 according to one embodiment of the DC-DC converter 14. The DC-DC converter 14 includes an error voltage clamping circuit 18, a converter error amplifier 20, a pulse-width modulation controller 22, a charge pump 24, a first lowpass filter 26, and a dithering clock generator 28. The converter error amplifier 20 receives the power supply control signal VRMP and the feedback signal FBS via the error voltage clamping circuit 18. As such, the converter error amplifier 20 provides an error signal ERR based on a difference between the power supply control signal VRMP and the feedback signal FBS.

In general, the DC-DC converter 14 provides the DC power supply signal PPS using the error signal ERR. Since the feedback signal FBS is based on the DC power supply signal PPS and since the power supply control signal VRMP is representative of the setpoint of the DC power supply 10, the error signal ERR is indicative of the accuracy of the DC power supply signal PPS with respect to the setpoint of the DC power supply 10.

The error signal ERR is used to control the pulse-width modulation controller 22, which provides a charge pump control signal CPC based on the error signal ERR and a clock signal CLK, which is provided by the dithering clock generator 28. The charge pump control signal CPC is used to control the charge pump 24. In this regard, in one embodiment of the pulse-width modulation controller 22, a frequency of the charge pump control signal CPC is based on the frequency of the clock signal CLK. In one embodiment of the DC-DC converter 14, the dithering clock generator 28 dithers a frequency of the clock signal CLK to dither a frequency of the charge pump control signal CPC and a frequency of the duty-cycle signal DCS. Dithering the frequency of the charge pump control signal CPC dithers a frequency of a switching output signal SWT. Dithering the frequency of the switching output signal SWT may reduce output noise of the DC-DC converter 14.

However, in one embodiment of the pulse-width modulation controller 22, when the error signal ERR has a constant maximum value, the charge pump control signal CPC has a constant maximum value. Conversely, when the error signal ERR has a constant minimum value, the charge pump control signal CPC has a constant minimum value. Otherwise, a frequency of the charge pump control signal CPC is based on the frequency of the clock signal CLK, such that a duty-cycle of the charge pump control signal CPC is based on the error signal ERR. In addition, the pulse-width modulation controller 22 provides the duty-cycle signal DCS, such that the duty-cycle of the duty-cycle signal DCS is based on the duty-cycle of the charge pump control signal CPC.

The error voltage clamping circuit 18 is coupled to inputs to the converter error amplifier 20. The error voltage clamping circuit 18 receives the power supply control signal VRMP and the feedback signal FBS and limits the difference between the power supply control signal VRMP and the feedback signal FBS that is presented to the converter error amplifier 20. By limiting the difference between the power supply control signal VRMP and the feedback signal FBS presented to the converter error amplifier 20, the error voltage clamping circuit 18 allows fast recovery of the DC-DC converter 14 when the difference between the power supply control signal VRMP and the feedback signal FBS is large.

The charge pump 24 receives the charge pump control signal CPC and provides the switching output signal SWT based on the charge pump control signal CPC. The charge pump 24 includes at least one energy storage element, such as one or more capacitive element. The first lowpass filter 26 receives and filters the switching output signal SWT to provide the DC power supply signal PPS.

FIG. 3 shows details of the DC-DC converter 14 illustrated in FIG. 1 according to an alternate embodiment of the DC-DC converter 14. The DC-DC converter 14 illustrated in FIG. 3 is similar to the DC-DC converter 14 illustrated in FIG. 2, except in the DC-DC converter 14 illustrated in FIG. 3, the error voltage clamping circuit 18 is omitted and the dithering clock generator 28 is replaced with a clock generator 30, such that the frequency of the clock signal CLK is not dithered. As such, the frequency of the charge pump control signal CPC is not dithered and the frequency of the duty-cycle signal DCS is not dithered. By omitting the error voltage clamping circuit 18, recovery time may be unacceptably long when the difference between the power supply control signal VRMP and the feedback signal FBS is large.

FIG. 4 shows details of the DC-DC converter 14 illustrated in FIG. 1 according to an additional embodiment of the DC-DC converter 14. The DC-DC converter 14 illustrated in FIG. 4 is similar to the DC-DC converter 14 illustrated in FIG. 3, except the DC-DC converter 14 illustrated in FIG. 4 further includes a regulator efficiency monitor 32. The regulator efficiency monitor 32 receives the power supply control signal VRMP and the DC source signal VDC. The regulator efficiency monitor 32 provides a regulator disable signal RDS to the pulse-width modulation controller 22 based on a difference between the DC source voltage DCV (FIG. 1) and the power supply control signal VRMP. In this regard, when the setpoint for the DC power supply voltage PPV (FIG. 1) is significantly less than the DC source voltage DCV (FIG. 1), the regulator efficiency monitor 32 disables the linear voltage regulator 16 (FIG. 1) using the regulator disable signal RDS. As such, the pulse-width modulation controller 22 disables the linear voltage regulator 16 (FIG. 1) via the duty-cycle signal DCS based on the regulator disable signal RDS.

In one embodiment of the DC-DC converter 14, when the setpoint for the DC power supply voltage PPV (FIG. 1) is at least 350 millivolts less than the DC source voltage DCV (FIG. 1), the regulator efficiency monitor 32 disables the linear voltage regulator 16 (FIG. 1) using the regulator disable signal RDS. In one embodiment of the DC-DC converter 14, when the setpoint for the DC power supply voltage PPV (FIG. 1) is at least 400 millivolts less than the DC source voltage DCV (FIG. 1), the regulator efficiency monitor 32 disables the linear voltage regulator 16 (FIG. 1) using the regulator disable signal RDS.

FIG. 5 shows details of the linear voltage regulator 16 illustrated in FIG. 1 according to one embodiment of the linear voltage regulator 16. The linear voltage regulator 16 illustrated in FIG. 5 includes an error amplifier 34, a P-type field effect transistor (PFET) 36, a first resistive element R1, and a second resistive element R2. The DC power source 12 (FIG. 1) provides the DC source signal VDC (FIG. 1) to the error amplifier 34 and to a source of the PFET 36. An inverting input of the error amplifier 34 receives the power supply control signal VRMP (FIG. 1). The first resistive element R1 is coupled between a non-inverting input to the error amplifier 34 and the power supply output PCP (FIG. 1). The second resistive element R2 is coupled between the non-inverting input to the error amplifier 34 and ground.

The error amplifier 34 receives the duty-cycle signal DCS via the non-inverting input to the error amplifier 34. In one embodiment of the duty-cycle signal DCS, the duty-cycle signal DCS is a current signal, such that a magnitude of the duty-cycle signal DCS is inversely related to the duty-cycle of the DC-DC converter 14.

An output from the error amplifier 34 is coupled to a gate of the PFET 36. The linear voltage regulator 16 provides the DC assist signal DCA via a drain of the PFET 36. The PFET 36 provides an open-drain output of the linear voltage regulator 16, such that the open-drain output of the linear voltage regulator 16 is coupled to the power supply output PCP (FIG. 1). The linear voltage regulator 16 provides the DC assist signal DCA via the open-drain output of the linear voltage regulator 16. The PFET 36 is coupled between the error amplifier 34 and the power supply output PCP (FIG. 1). The linear voltage regulator 16 provides the DC assist signal DCA via the error amplifier 34 and the PFET 36.

FIG. 6 shows details of the linear voltage regulator 16 illustrated in FIG. 1 according to an alternate embodiment of the linear voltage regulator 16. The linear voltage regulator 16 illustrated in FIG. 6 is similar to the linear voltage regulator 16 illustrated in FIG. 5, except the linear voltage regulator 16 illustrated in FIG. 6 includes a PNP bipolar junction transistor (BJT) 38 instead of the PFET 36 (FIG. 5).

In this regard, the DC power source 12 (FIG. 1) provides the DC source signal VDC (FIG. 1) to the error amplifier 34 and to an emitter of the PNP BJT 38. An output from the error amplifier 34 is coupled to a base of the PNP BJT 38. The linear voltage regulator 16 provides the DC assist signal DCA via a collector of the PNP BJT 38. The PNP BJT 38 provides an open-collector output of the linear voltage regulator 16, such that the open-collector output of the linear voltage regulator 16 is coupled to the power supply output PCP (FIG. 1). The linear voltage regulator 16 provides the DC assist signal DCA via the open-collector output of the linear voltage regulator 16. The PNP BJT 38 is coupled between the error amplifier 34 and the power supply output PCP (FIG. 1). The linear voltage regulator 16 provides the DC assist signal DCA via the error amplifier 34 and the PNP BJT 38.

FIG. 7 shows an RF communications system 100 according to one embodiment of the present disclosure. The RF communications system 100 includes RF transmitter circuitry 102, RF system control circuitry 104, RF front-end circuitry 106, an RF antenna 108, and the DC power source 12. The RF transmitter circuitry 102 includes an RF PA 110 and the DC power supply 10.

In one embodiment of the RF communications system 100, the RF front-end circuitry 106 receives via the RF antenna 108, processes, and forwards an RF receive signal RFR to the RF system control circuitry 104. The RF system control circuitry 104 provides the power supply control signal VRMP to the DC power supply 10. The RF system control circuitry 104 provides an RF input signal RFN to the RF PA 110. In this regard, the RF system control circuitry 104 provides the setpoint of the DC power supply 10 using the power supply control signal VRMP.

The DC power supply 10 provides power to the RF PA 110 using the DC power supply signal PPS. The DC power supply signal PPS has the DC power supply voltage PPV. In one embodiment of the power supply control signal VRMP, the power supply control signal VRMP is representative of a setpoint of the DC power supply signal PPS. The RF PA 110 receives and amplifies the RF input signal RFN to provide an RF transmit signal RFT using the DC power supply signal PPS. In one embodiment of the DC power supply 10, the DC power supply 10 provides power for amplification via the DC power supply signal PPS. The RF front-end circuitry 106 receives, processes, and transmits the RF transmit signal RFT via the RF antenna 108.

In one embodiment of the RF PA 110, the RF transmit signal RFT is amplitude modulated, such that the RF transmit signal RFT has an envelope. In one embodiment of the DC power supply 10, the DC power supply 10 modulates the DC power supply signal PPS to at least partially track the envelope of the RF transmit signal RFT, thereby providing envelope tracking. As such, in one embodiment of the RF system control circuitry 104, the RF system control circuitry 104 uses the power supply control signal VRMP to modulate the DC power supply signal PPS. In one embodiment of the RF transmit signal RFT, the RF transmit signal RFT is a second generation wireless telephone transmit signal.

FIG. 8 shows the RF communications system 100 according to an alternate embodiment of the RF communications system 100. The RF communications system 100 illustrated in FIG. 8 is similar to the RF communications system 100 illustrated in FIG. 7, except in the RF communications system 100 illustrated in FIG. 8, the RF transmitter circuitry 102 further includes a digital communications interface 112, which is coupled between the DC power supply 10 and a digital communications bus 114. The digital communications bus 114 is also coupled to the RF system control circuitry 104. As such, the RF system control circuitry 104 provides the power supply control signal VRMP (FIG. 7) to the DC power supply 10 via the digital communications bus 114. The DC power source 12 (FIG. 7) is not shown to simplify FIG. 8.

Those skilled in the art will recognize improvements and modifications to the preferred embodiments of the present disclosure. All such improvements and modifications are considered within the scope of the concepts disclosed herein and the claims that follow.

Claims

1. A Direct Current (DC) power supply comprising: a DC-DC converter configured to: provide a DC power supply signal to a load via a power supply output using a setpoint of the DC power supply; andprovide a duty-cycle signal that is a current signal based on a duty-cycle of the DC-DC converter, such that a magnitude of the duty-cycle signal is inversely related to the duty-cycle; anda linear voltage regulator coupled to the power supply output and configured to: receive the duty-cycle signal from the DC-DC converter;provide an adjusted setpoint of the DC power supply using the setpoint and the duty-cycle signal, wherein the adjusted setpoint is directly related to the setpoint and directly related to the duty-cycle; andprovide a DC assist signal to assist the DC-DC converter when the adjusted setpoint is within an assist range of the DC power supply signal.

2. The DC power supply of claim 1 wherein the linear voltage regulator comprises an open-drain output coupled to the power supply output, such that the linear voltage regulator is further configured to provide the DC assist signal via the open-drain output.

3. The DC power supply of claim 1 wherein the linear voltage regulator comprises an open-collector output coupled to the power supply output, such that the linear voltage regulator is further configured to provide the DC assist signal via the open-collector output.

4. The DC power supply of claim 1 wherein the linear voltage regulator comprises an error amplifier and a transistor element, such that the transistor element is coupled between the error amplifier and the power supply output, and the linear voltage regulator is further configured to provide the DC assist signal via the error amplifier and the transistor element.

5. The DC power supply of claim 4 wherein the linear voltage regulator further comprises a first resistive element and a second resistive element, wherein the first resistive element is coupled between an input to the error amplifier and the power supply output, and the second resistive element is coupled between the input to the error amplifier and ground.

6. The DC power supply of claim 4 wherein the error amplifier receives the duty-cycle signal via an input to the error amplifier.

7. The DC power supply of claim 1 wherein when the duty-cycle is less than a maximum duty-cycle, the adjusted setpoint is less than the setpoint.

8. The DC power supply of claim 7 wherein the maximum duty-cycle is equal to 100 percent.

9. The DC power supply of claim 7 wherein when the duty-cycle is equal to the maximum duty-cycle, the adjusted setpoint is equal to the setpoint.

10. The DC power supply of claim 1 wherein a DC power source is configured to provide a DC source signal, such that the DC-DC converter is further configured to use the DC source signal to provide the DC power supply signal and the linear voltage regulator is further configured to use the DC source signal to provide the DC assist signal.

11. The DC power supply of claim 10 wherein the DC power source is a battery.

12. The DC power supply of claim 10 wherein the DC source signal has a DC source voltage, such that when the DC source voltage minus the setpoint is greater than a voltage threshold, the DC-DC converter is further configured to disable the DC assist signal.

13. The DC power supply of claim 12 wherein the voltage threshold is greater than 350 millivolts.

14. The DC power supply of claim 1 wherein the DC-DC converter comprises: a converter error amplifier configured to provide an error signal based on a difference between a feedback signal and a power supply control signal; anda pulse-width modulation controller configured to provide the duty-cycle signal to the linear voltage regulator and provide a charge pump control signal, wherein: the power supply control signal is representative of the setpoint;the feedback signal is representative of the DC power supply signal; andthe DC-DC converter is further configured to provide the DC power supply signal using the error signal.

15. The DC power supply of claim 14 wherein the DC-DC converter further comprises an error voltage clamping circuit coupled to the converter error amplifier and configured to receive the feedback signal and the power supply control signal to limit the difference between the feedback signal and the power supply control signal.

16. The DC power supply of claim 14 wherein the DC-DC converter further comprises a dithering clock generator configured to provide a clock signal to the pulse-width modulation controller, wherein the charge pump control signal is based on the clock signal and the dithering clock generator is further configured to dither a frequency of the clock signal to dither a frequency of the charge pump control signal.

17. The DC power supply of claim 1 wherein control circuitry is configured to provide the setpoint of the DC power supply using a power supply control signal.

18. The DC power supply of claim 17 further configured to provide power to a radio frequency (RF) power amplifier (PA) using the DC power supply signal.

19. The DC power supply of claim 18 wherein the RF PA is configured to receive and amplify an RF input signal to provide an RF transmit signal using the DC power supply signal.