PCT Invitation to Pay Additional fees for PCT Counterpart Application No. PCT/US99/05132 Containing Communication Relating to Results of Partial International Search (Jun. 29, 1999). |
Peter Gillingham, “SLDRAM Architectural and Functional Overview,” SLDRAM Consortium, pp. 1-14, BNSDOCiD: XP 2113332A (Aug 29, 1997). |
“Draft Standard for A High Speed Memory Interface (SyncLink),” Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, Draft 0.99 IEEE P 1596.9-199X, XP-002113333 pp. 1-56 (Oct. 16, 1996 IEEE). |
Steven A. Przubylski, “New DRAM Technologies,” Section 8.4 SyncLink DRAMs (SLDRAMs), pp. 320-336 (MicroDesign Resources 1996). |
PCT Notification of Transmittal of The International Search Report or The Declaration for PCT Counterpart Application No. PCT/US99/05132 Containing International Search Report (Sep. 27, 1999). |
“8/9-Mbit (1Mx8/9) and 16/18-Mbit (2Mx8/9) RDRAM,” Rambus Inc., Mar. 1996. |
“1997 DRAM Data Book,” Micron Technology, Inc., pp. i-ix, xiv-xxvii, & 1-1 to 1-44. |
“New DRAM Technologies,” 2nd ed., Steven A. Przybylski, 1994, pp. ii, ix, & 204-305. |
“Synchronous Dynamic Random Access Memory (SDRAM),” Jan. 27, 1997, 4 pp. http://www/dataram.com/bytes/sdram.htm. |
Godbole, Anil, “Concurrent RDRAM® User Guide”, Rambus Inc, Nov. 1997. |
“16/18Mbit (2Mx8/9) & 64/72Mbit (8Mx8/9) Concurrent RDRAM,” Rambus Inc., Sep. 1997. |