Claims
- 1. A random number generating apparatus for an interface unit of a Carrier Sense with Multiple Access and Collision Detect (CSMA/CD) data network, said interface unit including a first transmit backoff unit for implementing a backoff algorithm in response to a network collision signal and a random number, said apparatus comprising:
- a first random number generator having first and second modes of randomizing said random numbers, and
- a multiplexer for selecting a random number pertaining to one of modes in accordance with an address of a data packet being processed by the interface unit, wherein said random number affects the time in which a packet is to be to re-transmitted, whereby one of said first and second modes is selected to differ with another randomizing mode of a second random number generator of a second transmit back-off time unit to prevent lock-up condition between said first and second transmit back-off units.
- 2. An apparatus as in claim 1, in which the multiplexer receives said address in the form of serial bits, and switches the random number generator between modes in accordance with the logical senses of said bits.
- 3. An apparatus as in claim 1, in which the random number generator comprises a linear feedback shift register.
- 4. An apparatus as in claim 3, in which:
- the shift register has a plurality of stages; and
- the multiplexer has two signal inputs connected to outputs of two of said stages respectively, a switch input connected to receive said address and an output connected in circuit to an input of the shift register.
- 5. An apparatus as in claim 4, in which:
- the shift register has 25 stages; and
- said signal inputs of the multiplexer are connected to stages 18 and 22 of the shift register respectively.
- 6. A single-chip data controller, comprising:
- a plurality of cascaded network interface units including a first network interface unit, wherein the clock outputs of preceding interface units in the cascade are coupled to the clock inputs of succeeding network interface units in the cascade; and
- a clock unit for driving said interface units in synchronous with each other, said clock unit being coupled to said first network interface unit for supplying a clock signal to said network interface units from said preceding interface units to said succeeding interface units.
- 7. A controller as in claim 6, in which:
- each interface unit is configured for interfacing in accordance with the Carrier Sense with Multiple Access and Collision Detect (CSMA/CD) protocol, and includes a transmit backoff unit for implementing a backoff algorithm in response to a network collision signal and a random number; and
- each interface unit comprises a random number generating apparatus including:
- a random number generator having first and second modes of randomizing said random numbers; and
- a multiplexer for selecting a random number pertaining to one of said modes in accordance with an address of a data packet being processed by the interface unit, wherein said random number affects the time in which a packet is to be to transmitted.
- 8. A controller as in claim 7, in which the multiplexer receives said address in the form of serial bits, and switches the random number generator between modes in accordance with the logical senses of said bits.
- 9. A controller as in claim 7, in which the random number generator comprises a linear feedback shift register.
- 10. A controller as in claim 9, in which:
- the shift register has a plurality of stages; and
- the multiplexer has two signal inputs connected to outputs of two of said stages respectively, a switch input connected to receive said address and an output connected in circuit to an input of the shift register.
- 11. A controller as in claim 10, in which:
- the shift register has 25 stages; and
- said signal inputs of the multiplexer are connected to stages 18 and 22 of the shift register respectively.
CROSS REFERENCE TO RELATED APPLICATIONS
This application is a continuation application of U.S. patent application Ser. No. 08/141,194 filed Oct. 21, 1993, which issued as U.S. Pat. No. 5,625,825 on Apr. 29, 1997.
US Referenced Citations (18)
Non-Patent Literature Citations (3)
Entry |
Jason J. Hickey, "A 50 MIP ATM Cell Processor por B-ISDN," IEEE 92 Costom Integrated Circuit Coference, May 92, pp. 14.4.1-14.44. |
Clements, Alan, Microprocessor Systems Design, 2nd Ed (1992) PWS Kent Publishing Co. pp. 647-648. |
Texas Instruments, Inc. The TTL Data Book For Deisign Engineers 2nd Ed. (1981) pp. 7-206 and 207. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
141194 |
Oct 1993 |
|