Receive demodulator for capacitive sensing

Information

  • Patent Grant
  • 8575947
  • Patent Number
    8,575,947
  • Date Filed
    Friday, January 11, 2013
    11 years ago
  • Date Issued
    Tuesday, November 5, 2013
    11 years ago
Abstract
A first integration capacitor stores charge from a positive signal portion. A second integration capacitor stores charge from negative signal portion. The voltage across the first and second integration capacitors is measured differentially. The presence of a conductive object proximate to a capacitance sensing element is detected based on the measured differential voltage between the first and second integration capacitors.
Description
TECHNICAL FIELD

This disclosure relates generally to the field of user interface devices and, in particular, to touch sensor devices.


BACKGROUND

One type of touch sensor device operates by way of capacitance sensing utilizing capacitance sensors. The capacitance detected by a capacitance sensor changes as a function of the proximity of a conductive object to the sensor. The conductive object can be, for example, a stylus or a user's finger. In a touch sensor device, a change in capacitance detected by each sensor in the X and Y dimensions of the sensor array due to the proximity or movement of a conductive object can be measured by a variety of methods. Regardless of the method, usually an electrical signal representative of the capacitance detected by each capacitive sensor is processed by a processing device, which in turn produces electrical or optical signals representative of the position of the conductive object in relation to the touch sensor pad or touch sensor screen in the X and Y dimensions. A touch sensor strip, slider, or button operates on the same capacitance sensing principle.


One type of touch sensor device operates on a principle known as self capacitance. Self capacitance refers to the capacitance between one electrode of a touch sensor device and ground. A number of self capacitance sensor devices may be arranged in a matrix to form a touch-sensor pad. As the size of the matrix increases, the number of self capacitance sensors increases along with the number of measurements for determining the presence of a conductive object. The increased number of measurements takes a longer amount of time to perform. The speed of the measurements can be increased by sampling the sensors in parallel, however, not all self capacitance sensors can support parallel sensing.





BRIEF DESCRIPTION OF THE DRAWINGS

The present disclosure is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings.



FIG. 1 is a block diagram illustrating a circuit for storing charge from a mutual capacitance sensor according to an embodiment.



FIG. 2 is a block diagram illustrating a demodulation circuit for storing charge from a mutual capacitance sensor using a quasi-differential channel according to an embodiment.



FIG. 3 is a waveform diagram illustrating the waveforms in a demodulation circuit using a quasi-differential channel according to an embodiment.



FIG. 4 is a flowchart illustrating a method of storing charge from a mutual capacitance sensor using a quasi-differential channel according to an embodiment.



FIG. 5 is a block diagram illustrating a circuit for storing charge from a mutual capacitance sensor according to an embodiment.



FIG. 6 is a block diagram illustrating a circuit for storing charge from a mutual capacitance sensor using a single capacitor to ground according to an embodiment.



FIG. 7 is a block diagram illustrating a circuit for storing charge from a mutual capacitance sensor in a differential mode according to an embodiment.



FIG. 8 is a block diagram illustrating a circuit for storing charge from a self capacitance sensor using a quasi-differential channel according to an embodiment.



FIG. 9 illustrates a block diagram of one embodiment of an electronic system having a processing device for storing charge from a mutual or self capacitance sensor according to an embodiment.





DETAILED DESCRIPTION

The following description sets forth numerous specific details such as examples of specific systems, components, methods, and so forth, in order to provide a good understanding of several embodiments of the present invention. It will be apparent to one skilled in the art, however, that at least some embodiments of the present invention may be practiced without these specific details. In other instances, well-known components or methods are not described in detail or are presented in simple block diagram format in order to avoid unnecessarily obscuring the present invention. Thus, the specific details set forth are merely exemplary. Particular implementations may vary from these exemplary details and still be contemplated to be within the scope of the present invention.


Embodiments of a method and apparatus for detecting an input to a capacitive sensor are described. In one embodiment, the sensor elements of a TX-RX capacitive sensor include at least one transmit (TX) electrode and at least one receive (RX) electrode. Each of the sensor elements, including the transmit and receive electrodes, has a parasitic capacitance CP and a mutual capacitance CM. The parasitic capacitance of a sensor element is the capacitance between the sensor element and ground. The mutual capacitance of the sensor element is the capacitance between the sensor element and other sensor elements.


In one embodiment, a capacitance sensing circuit detects an input at the capacitive sensor by detecting a change in the capacitance of a sensor element. For example, a finger placed near a sensor element may cause a change in the capacitance of the sensor element. The magnitude of this change in capacitance can be detected and converted to a voltage level or a digital code that can be processed by a computer or other suitable circuit or device.


In one embodiment, for a mutual capacitive sensor having transmit and receive electrodes, a signal applied to a transmit electrode induces a current at a receive electrode due to capacitive coupling between the transmit and receive electrodes. The magnitude of the current induced at the receive electrode depends on the degree of capacitive coupling between the electrodes. The proximity of an object, such as a finger, near the electrodes may change the capacitance between the electrodes, as well as the capacitance between the electrodes and ground. This change in turn affects the amount of current induced at the receive electrode. Thus, the magnitude of the induced current reflects the change in capacitance of the transmit and receive electrodes due to the input. A charge based on the induced current is stored in a charge storage circuit, which may include a quasi-differential channel with two integration capacitors.



FIG. 1 is a block diagram illustrating a demodulation circuit for storing charge from a mutual capacitance sensor according to an embodiment. The demodulation circuit 100 receives a charge sensed by a mutual capacitance sensor device 110. The mutual capacitance sensor 110 may be part of a touch sensor array including a matrix of N×M electrodes (N receive electrodes and M transmit electrodes, where N and M can be any suitable equivalent or different numbers). The transmit and receive electrodes in the electrode matrix may be arranged so that each of the transmit electrodes intersects each of the receive electrodes. Thus, each transmit electrode is capacitively coupled with each of the receive electrodes. A transmit signal applied to each transmit electrode by a transmit driver 120 induces a current at each of the receive electrodes because of the capacitive coupling (CM) between the transmit and receive electrodes. For instance, when the transmit signal is applied to transmit electrodes, the transmit signal induces a receive signal on the receive electrodes in the matrix. The receive signal on each of the receive electrodes can then be measured in sequence by using a multiplexor to connect each of the N receive electrodes to a demodulation circuit including a quasi-differential channel. For ease of explanation, the interaction between one transmit (TX) electrode 112 and one receive (RX) electrode 114 will be discussed. However, it is understood that the capacitance associated with each intersection in the matrix between a transmit electrode and a receive electrode can be sensed by selecting every available combination of a transmit electrode and a receive electrode, for example using multiplexors.


When a conductive object, such as a finger, approaches the intersection between the transmit electrode 112 and the receive electrode 114, the conductive object causes a decrease in capacitance CM between the electrodes. The transmit electrode 112 may be either a row or a column in the sensor matrix with the receive electrode 114 being the other of a row and a column. In one embodiment, the sensor matrix can be part of an Indium Tin Oxide (ITO) touch sensor device, although other suitable types of touch sensor devices can be used. The induced current waveform at the receive electrode 114 is modified by the change in capacitance and that change is rectified by the demodulation circuit 100. In one embodiment, the demodulation circuit includes current conveyor 102, synchronous detect block 104 and charge storage circuit 106.



FIG. 2 is a block diagram illustrating a demodulation circuit for storing charge from a mutual capacitance sensor using a quasi-differential channel according to an embodiment. The mutual capacitance CM represents the capacitance between a transmit electrode 112 and a receive electrode 114 of a touch sensor device. In one embodiment, a transmit driver circuit 120 drives a transmit voltage VC1 onto the transmit electrode 112. The transmit driver circuit 120 may be formed, for example, by two transistors coupled between a supply voltage VCC and ground. The transmit driver is controlled by a control signal TXD which may be supplied by a synchronous control logic circuit (not shown). The control signal TXD alternately causes the transmit driver circuit 120 to supply a high supply voltage of VCC as VC1 and then on a subsequent clock cycle, a low supply voltage, such as for example a ground voltage, as VC1. In one embodiment, VCC has a potential of 5 V, however, in alternative embodiments VCC has some other suitable potential. In other embodiments, some other appropriate low voltage potential may be used in place of ground, such as a negative supply voltage.


The receive electrode 114 of the mutual capacitance sensor is coupled to a low impedance input (X) of a current conveyor 102. In one embodiment, the current conveyor 102 comprises a current conveyor type two (CCII) or other appropriate type of circuit or device, such as, for example, a suitable configuration of operation amplifiers. The current conveyor 102 receives a voltage supply signal at a high impedance input (Y). In one embodiment, the voltage supply signal is received from reference voltage generator 230. Reference voltage generator 230 may be controlled by a control signal VREF. The current conveyor 102 mirrors the voltage supply received at the input Y to the input X. The current conveyor 102 holds the voltage level at the input X at a constant voltage level (VX), regardless of the current (Ix) induced at that terminal. In one embodiment, the voltage level VX may be VCC/2 (e.g., 2.5 V). Maintaining the receive electrode 114 at a constant voltage VX prevents the current Ix from being influenced by the parasitic capacitance Cp between the electrodes 112, 114 and ground.


As the transmit driver circuit 120 pulls the voltage VC1 on the transmit electrode 112 to VCC, the current Ix flows from VC1 through the mutual capacitance CM to VX and into the input X of the current conveyor 102. Conversely, when the voltage VC1 is pulled to ground, the current Ix is reversed, flowing from a source in the input X of the current conveyor 102. The current conveyor 102 senses the current Ix and mirrors the current at a bipolar output IZ+. In one embodiment, when the current Ix is sourced at input X, an output current is also sourced at output IZ+. Likewise, when the current Ix is sinked in input X, the output current is sinked at output IZ+. Output IZ− of current conveyor 102 inverts the current at IZ+, and may be used in some embodiments.


The output current from IZ+, passes through a synchronous detect block 104. In one embodiment, the synchronous detect block 104 includes switches 207 and 208. Switches 207 and 208 may be controlled by control signals Phi1 and Phi2, generated by the synchronous control logic circuit (not shown). The output of the synchronous detect block 104 is coupled to the quasi-differential capacitance block 206. In one embodiment, the quasi-differential capacitance block 206 includes positive integration capacitor CINTP and negative integration capacitor CINTN. In one embodiment, when the output current at is positive, switch 207 is activated while switch 208 is opened, allowing the current IINTP to flow to the output node VOUTP. The current IOUTP charges up the positive integration capacitor CINTP. When the output current at IZ+, is negative, switch 208 is activated while switch 207 is opened, allowing the current IOUTN to flow to the output node VOUTN. In one embodiment, the current IOUTN discharges the negative integration capacitor CINTN. Alternatively, in another embodiment, the current IOUTN charges CINTN with a negative voltage. For example, if one node of CINTN is held at, for example, 4V, IOUTN can charge CINTN to, for example, 1V with a negative charge. As the current is alternately switched between the integration capacitors, the voltages at output nodes VOUTP and VOUTN grow apart differentially. The differential voltage between output nodes VOUTP and VOUTN can be applied to suitable processing circuitry (not shown) to detect the presence of a conductive object at the mutual capacitive sensor CM.



FIG. 3 is a waveform diagram illustrating the waveforms in a demodulation circuit using a quasi-differential channel according to an embodiment. The waveform TXD represents the control signal applied to a control terminal of transmit driver 120. In one embodiment, TXD is a digital clock signal supplied by a synchronous control logic block. In one embodiment, the transmit driver 120 functions as an inverter, such that when the signal TXD is high, the transmit driver 120 pulls the voltage at VC1 low. The waveform VC1 represents the voltage level at the transmit electrode 112, coupled to the output of transmit driver 120. As can be seen from the waveforms, when the signal TXD is high, the voltage VC1 is pulled low, and when the signal TXD is low, the voltage VC1 is pulled high.


The waveform Ix represents the current flowing across the mutual capacitance CM and into the input X of current conveyor 102. As discussed above, the voltage at the receive electrode 114 is kept constant at some fraction of the supply voltage (e.g., VCC/2). Thus, when the voltage VC1 on transmit electrode 112 is pulled high to VCC, the resulting voltage differential induces a current IX across CM and into the input X of current conveyor 102. In one embodiment, this current sinked in the current conveyor 102 is referred to as a positive current, as is indicated in the waveform IX. When the voltage VC1 on transmit electrode 112 is pulled low (e.g., to a ground potential), the voltage differential induces a current IX across CM out of the input X of current conveyor 102. In one embodiment, this current sourced in the current conveyor 102 is referred to as a negative current, as is indicated in the waveform IX.


The current conveyor 102 mirrors the current IX at the bipolar output IZ+. The waveform IZ+, represents the current at the bipolar output. When the current IX is sourced at input X, an output current is also sourced at output IZ+. In one embodiment, this current is referred to as a positive current Likewise, when the current IX is sinked in input X, the output current is sinked at output IZ+. In one embodiment, this current is referred to as a negative current.


The waveforms Phi1 and Phi2 represent the control signals for switches 207 and 208, respectively. In one embodiment, Phi1 and Phi2 are generated by the synchronous control logic block. The synchronous control logic block causes the signal Phi1 to be high when the signal TXD is high, because the resulting current at IZ+, will be positive. The high signal Phi1 causes switch 207 to close allowing a current IOUTP to flow to output node VOUTP The current IOUTP charges up the integration capacitor CINTP, causing the output voltage to increase, as shown in the waveform VOUTP. The synchronous control logic block further causes the signal Phi2 to be high when the signal TXD is low, because the resulting current at IZ+, will be negative. The high signal Phi2 causes switch 208 to close allowing a current IOUTN to flow to output node VOUTN. The current IOUTN discharges the integration capacitor CINTN, causing the output voltage to decrease, as shown in the waveform VOUTN. In one embodiment, the waveforms Phi1 and Phi2 are non-overlapping and the waveform TXD is delayed with respect to Phi1 and Phi2, such that Phi1 and Phi2 have changed state before TXD changes.


Referring again to FIG. 2, the demodulator circuit may include a baseline compensation circuit 240. The baseline capacitance of a sensor element may be described as the capacitance of the sensor element when no input (i.e., a finger touch) is present. The ability to detect the presence of a conductive object may be degraded if the baseline capacitance, resulting from Cp and CM, is large in comparison to the measured capacitance. Small variations of CM may be difficult to detect when measured in the presence of the large base value of CM. Thus, in one embodiment, the effects of base value of CM are compensated with baseline compensation circuit 240. In one embodiment, the baseline compensation circuit 240 may include a current output or switched current digital-to-analog converter (IDAC). The IDAC is configured, via control signal IDACEN, to subtract a portion of the positive and negative output currents IOUTP and IOUTN during each clock cycle. The amount that is subtracted from the output currents may be programmable via IDACEN. Switches pwc1 and pwc2 control which output current is subtracted. Switches pwc1 and pwc2 may be controlled by a signal from the synchronous logic control circuit. In one example, where the mutual capacitance CM has a baseline charge value of 1 picocoulomb (pC), the presence of a conductive object near the sensor may only cause a small increase in charge (e.g., 10% or 0.1 pC). Thus, the charge output by the current conveyor 102 would be 1.1 pC. In the example, the baseline IDAC subtracts 90% of the baseline charge (i.e., 0.9 pC) from each of currents IOUTP and IOUTN, resulting in a baseline of 0.1 pC and a measured value of 0.2 pC. This 100% increase is significantly easier to detect than the 10% increase attributable to the conductive object. In other embodiments, some other suitable percentage may be used for baseline compensation. The baseline compensation scheme is designed to remove as much DC content from the input current as possible to better detect a change in CM and to increase the signal-to-noise ratio.


In one embodiment, the integration capacitors CINTP and CINTN are pre-charged to a certain voltage level. Depending on the technology used to implement the circuit, a certain amount of headroom may be used. In one embodiment, where the supply voltage is, for example, 5V, the positive integration capacitor CINTP may be pre-charged to, for example, 1V and the negative integration capacitor CINTN may be pre-charged to, for example, 4V, allowing 1V of headroom on either end of the supply range. In one embodiment, the pre-charging is accomplished using voltages from reference generator 230 where the application of the voltage levels is controlled by switches SW1 and SW2.



FIG. 4 is a flowchart illustrating a method 400 of storing charge from a mutual capacitance sensor using a quasi-differential channel according to an embodiment. At block 405, method 400 pre-charges the integration capacitors of the quasi-differential channel. At block 410, method 400 sets the low impedance input of a current conveyor, such as current conveyor 102, to a constant voltage. At block 415, method 400 alternately pulls the transmit electrode of the mutual capacitance sensor to the supply voltage VCC and ground (e.g., 0V). The voltage may be applied to the transmit electrode using, for example, the transmit driver circuit 120 of FIG. 2. At block 420, method 400 induces a current across the mutual capacitance sensor that is alternately sourced and sinked in the low impedance input of the current conveyor.


At block 425, method 400 senses the current at the low impedance input of the current conveyor. The current may be affected by the presence of a conductive object near the mutual capacitance sensor. At block 430, method 400 mirrors the sensed input current at a bipolar output of the current conveyor. At block 435, method 400 switches the current to flow to either the positive or negative output node. When the current at the bipolar output of the current conveyor is positive, switch 207 is activated, and when the current is negative, switch 208 is activated.


At block 440, a programmable amount of charge is subtracted from each of the positive and negative currents to compensate for the baseline capacitance of the mutual capacitance sensor. At block 445, the remaining charge is stored in the integration capacitors. The charge from the positive output current is stored in the positive integration capacitor, causing the positive output voltage to increase. The negative output current discharges the negative integration capacitor, causing the negative output voltage to decrease. At block 450, the quasi-differential voltage between the positive output node and the negative output node is output to processing circuitry for determination of whether a conductive object is present.


In one embodiment, the processing circuitry (described below with respect to FIG. 6) determines the presence of a conductive object based on the difference between two mean values. Noise and other interference in the system may cause variations in the output voltages over time. Thus, in one embodiment, a series of values are stored and a mean value is calculated for the baseline capacitance (i.e., when no conductive object is present) and for the sensed capacitance (i.e., when a conductive object is present). As the number of samples in the series of values increases, the mean values become more accurate. In one embodiment, 100 samples may be used to calculate the mean values, although any suitable number of samples may be used. A sample may correspond to one period of the TXD clock signal and may include the storing of charge on each of the positive and negative integration capacitors. In order to store 100 samples on the integration capacitors, the capacitors would have to be very large. Therefore, at block 455, method 400 can perform one or more subconversions. A subconversion includes storing the charge for a smaller number of clock cycles (e.g., 10 cycles, 20 cycles, or any appropriate smaller number of clock cycles) and outputting the voltage levels to the processing circuitry. In one example where a subconversion includes 10 cycles, 10 subconversions would be performed to achieve the 100 samples needed to calculate the mean values. In other embodiments, a subconversion may include some other suitable number of samples, and some other suitable number of samples may be used to calculate the mean values.



FIG. 5 is a block diagram illustrating a circuit for storing charge from a mutual capacitance sensor according to an embodiment. In this embodiment, the output current from both IZ+, and IZ− (i.e., IOUTP and IOUTN) are passed through synchronous detect block 504. In one embodiment, the synchronous detect block 504 includes switches 507 and 508. Switches 507 and 508 may be controlled by control signals Phi1 and Phi2, generated by the synchronous control logic circuit (not shown). The output of the synchronous detect block 504 is coupled to the charge storage circuit 506. In one embodiment, the charge storage circuit 506 includes positive integration capacitor CINTP and negative integration capacitor CINTN. In one embodiment, when the output current at IZ+, is positive, switch 507 is activated while switch 508 is opened, allowing the current IOUTP to flow to the output node VOUT. The current IOUTP charges up the positive integration capacitor CINTP. When the output current at IZ− is negative, switch 508 is activated while switch 507 is opened, allowing the current IOUTN to flow to the output node VOUT. In one embodiment, the current TOUTN discharges the negative integration capacitor CINTN. Alternatively, in another embodiment, the current IOUTN charges CINTN with a negative voltage. The voltage at output node VOUT, can be applied to suitable processing circuitry (not shown) to detect the presence of a conductive object at the mutual capacitive sensor CM.


In one embodiment, IDAC 540 is a single ended IDAC configured, via control signal IDACEN, to perform baseline compensation by subtracting a portion of the output current during each clock cycle. The amount that is subtracted from the output current may be programmable via IDACEN. Switch pwc1 controls when output current is subtracted.



FIG. 6 is a block diagram illustrating a circuit for storing charge from a mutual capacitance sensor using a single capacitor to ground according to an embodiment. Output IZ− of current conveyor 102 inverts the current at IZ+, and may be used in an embodiment where there is a single integration capacitor coupled to ground. In this embodiment, the currents from outputs IZ+, and IZ− are alternately applied to the integration capacitor CINT through a switching circuit 504. The change in charge stored on the integration capacitor can be used to detect the presence of a conductive object, when the output voltage VOUT is applied to suitable processing circuitry.



FIG. 7 is a block diagram illustrating a circuit for storing charge from a mutual capacitance sensor in a differential mode according to an embodiment. In one embodiment, there are two or more mutual capacitance sensors, CMA and CMB, each representing the capacitance between a transmit electrode and a receive electrode of a touch sensor device. In one embodiment, the transmit driver circuit 120 drives a transmit voltage VC1 onto the transmit electrode of both mutual capacitance sensors. The receive electrode for each mutual capacitance sensor is coupled to a current conveyor 702A and 702B. Each current conveyor senses the current across the mutual capacitance sensor, IXA and IXB, and minors the current at a bipolar output IZ+.


In one embodiment, the output current from both IZ+, and IZ− of each current conveyor 702A and 702B (i.e., IOUTP and IOUTN) is passed through synchronous detect block 704. In one embodiment, the synchronous detect block 704 includes switches 707, 708, 709 and 710. Switches 707-710 may be controlled by one of control signals Phi1 and Phi2, generated by the synchronous control logic circuit (not shown). In one embodiment, switches 707 and 710 are controlled by Phi1 and switches 708 and 709 are controlled by Phi2. The output of the synchronous detect block 704 is coupled to the charge storage circuit 706. In one embodiment, the charge storage circuit 706 includes a single integration capacitor CINT coupled to ground or some other suitable low supply voltage. In one embodiment, when the control signal Phi1 is activated, positive charge flows onto CINT from IZ+, of current conveyor 702A and negative charge flows onto CINT from IZ− of current conveyor 702B. Since the output current from current conveyor 702A is affected by the mutual capacitance sensor CMA, the presence of a conductive object proximate to CMA will cause the voltage at VOUT to decrease. Conversely, the presence of a conductive object proximate to mutual capacitance sensor CMB will cause the voltage at VOUT to increase.


When the control signal Phi2 is activated, negative charge flows onto CINT from IZ− of current conveyor 702A and positive charge flows onto CINT from IZ+, of current conveyor 702B. Accordingly, the presence of a conductive object proximate to CMA will cause the voltage at VOUT to increase, while the presence of a conductive object proximate to mutual capacitance sensor CMB will cause the voltage at VOUT to decrease. The voltage at output node VOUT can be applied to suitable processing circuitry (not shown) to detect the presence of a conductive object at the mutual capacitive sensors CMA and CMB.



FIG. 8 is a block diagram illustrating a circuit for storing charge from a self capacitance sensor using a quasi-differential channel according to an embodiment. The self capacitance CSE represents the capacitance between one electrode 816 of a touch sensor device and ground. The electrode 816 of the self capacitance sensor is coupled to a low impedance input (X) of a current conveyor 102. In one embodiment, the current conveyor 102 can comprise a current conveyor type two (CCII) or other suitable type of circuit or device, such as, for example, a suitable configuration of operation amplifiers. The current conveyor 102 receives a voltage supply signal at a high impedance input (Y). In one embodiment the voltage supply signal is received from reference voltage generator 230. The current conveyor 102 mirrors the voltage supply received at the input Y to the input X.


In one embodiment, the voltage VC2 at the electrode 816 is controlled by varying the supply voltage at the input Y of current conveyor 102. As the voltage VC2 is increased, a current IX flows out of the input X of current conveyor 102 and through self capacitance CSE. As the voltage VC2 is decreased, the current IX2 flows into the input X of current conveyor 102. The current conveyor 102 senses the current IX2 and mirrors the current at a bipolar output IZ+. In one embodiment, when the current IX is sourced at input X, an output current is also sourced at output IZ+, Likewise, when the current IX is sinked in input X, the output current is sinked at output IZ+.


The output current from IZ+, passes through a synchronous detect block 104. In one embodiment, the synchronous detect block 104 includes switches 207 and 208. Switches 207 and 208 may be controlled by control signals Phi1 and Phi2, generated by the synchronous control logic circuit (not shown). The output of the synchronous detect block 104 is coupled to the quasi-differential capacitance block 206. In one embodiment, the quasi-differential capacitance block 206 includes positive integration capacitor CINTP and negative integration capacitor CINTN. In one embodiment, when the output current at IZ+, is positive, switch 207 is activated while switch 208 is opened, allowing the current IOUTP to flow to the output node VOUTP. The current IOUTP charges up the positive integration capacitor CINTP. When the output current at IZ+, is negative, switch 208 is activated while switch 207 is opened, allowing the current IOUTN to flow to the output node VOUTN. The current IOUTN discharges the negative integration capacitor CINTN. As the current is alternately switched between the integration capacitors, the voltages at output nodes VOUTP and VOUTN grow apart differentially. The differential voltage between output nodes VOUTP and VOUTN can be applied to processing circuitry (not shown) to detect the presence of a conductive object at the self capacitive sensor CSE.


In one embodiment, the transmit driver circuit 820 drives a transmit voltage onto one terminal of a shield capacitor CSHIELD. The transmit driver circuit 820 may include a voltage divider formed, for example, by two transistors coupled between two voltages, VSHIELDHI and VSHIELDLO. VSHIELDHI and VSHIELDLO may be supplied by reference voltage generator 230. The transmit driver circuit 820 is controlled by a control signal TXD which may be supplied by a synchronous control logic circuit (not shown). The control signal TXD alternately causes the transmit driver circuit 820 to supply a voltage of VSHIELDHI to CSHIELD, and then on a subsequent clock cycle, VSHIELDLO. The shield capacitance reduces the effect of parasitic capacitance on the self capacitance sensor CSE.



FIG. 9 illustrates a block diagram of one embodiment of an electronic system 900 having a processing device for storing charge from a mutual or self capacitance sensor using a quasi-differential channel according to an embodiment. In one embodiment, electronic system 900 may include the method and apparatus described hereinbefore and illustrated in FIGS. 1 through 8. For purposes of illustration and not limitation, electronic system 900 can include, for example, processing device 990, touch-sensor pad 920, touch-sensor slider 930, touch-sensor buttons 940, host processor 950, embedded controller 960 and non-capacitive sensor elements 970. The processing device 990 may include analog and/or digital general purpose input/output (“GPIO”) ports 907. GPIO ports 907 may be programmable. GPIO ports 907 may be coupled to a Programmable Interconnect and Logic (“PIL”), which acts as an interconnect between GPIO ports 907 and a digital block array of the processing device 990 (not illustrated). The digital block array may be configured to implement a variety of digital logic circuits (e.g., DAC, digital filters, digital control systems, and the like) using, in one embodiment, configurable user modules (“UMs”). The digital block array may be coupled to a system bus. Processing device 990 may also include memory, such as random access memory (RAM) 905 and program flash 904. RAM 905 may be static RAM (SRAM), and program flash 904 may be a non-volatile storage, which may be used to store firmware (e.g., control algorithms executable by processing core 902 to implement operations described herein). Processing device 990 may also include a memory controller unit (MCU) 903 coupled to memory and the processing core 902.


The processing device 990 may also include an analog block array (not illustrated). The analog block array is also coupled to the system bus. Analog block array also may be configured to implement a variety of analog circuits (e.g., ADC, analog filters, etc.) using, in one embodiment, configurable UMs. The analog block array may also be coupled to the GPIO 907.


As illustrated, capacitive sensor 910 may be integrated into processing device 990. Capacitive sensor 910 may include analog I/O for coupling to an external component, such as touch-sensor pad 920, touch-sensor slider 930, touch-sensor buttons 940, and/or other devices.


It should be noted that the embodiments described herein are not limited to touch-sensor pads for notebook implementations, but can be used in any other suitable type of capacitive sensing implementation. For example, the sensing device may be a touch-sensor slider 930, or a touch-sensor button 940 (e.g., capacitance sensing button). Similarly, the operations described herein are not limited to notebook cursor operations, but can include other appropriate types of operations, such as lighting control (dimmer), volume control, graphic equalizer control, speed control or other control operations requiring gradual adjustments. It should also be noted that these embodiments of capacitive sensing implementations may be used in conjunction with non-capacitive sensing elements, including but not limited to pick buttons, sliders (e.g., display brightness and contrast), scroll-wheels, multi-media control (e.g., volume, track advance, and the like), handwriting recognition, and numeric keypad operation.


In one embodiment, the electronic system 900 includes a touch-sensor pad 920 coupled to the processing device 990 via bus 921. Touch-sensor pad 920 may include a multi-dimension sensor array. The multi-dimension sensor array comprises a plurality of sensor elements, organized as rows and columns. In an alternative embodiment, the electronic system 900 includes a touch-sensor slider 930 coupled to the processing device 990 via bus 931. Touch-sensor slider 930 may include a single-dimension sensor array. The single-dimension sensor array comprises a plurality of sensor elements, organized as rows, or, alternatively, as columns. In another embodiment, the electronic system 900 includes a touch-sensor button 940 coupled to the processing device 990 via bus 941. Touch-sensor button 940 may include a single-dimension or multi-dimension sensor array. The single- or multi-dimension sensor array comprises a plurality of sensor elements. For a touch-sensor button, the plurality of sensor elements may be coupled together to detect a presence of a conductive object over the entire surface of the sensing device. Alternatively, the touch-sensor button 940 has a single sensor element to detect the presence of the conductive object. In one embodiment, the touch-sensor button 940 may be a capacitive sensor element. Capacitive sensor elements may be used as non-contact switches. These switches, when protected by an insulating layer, offer resistance to severe environments.


The electronic system 900 may include any combination of one or more of the touch-sensor pad 920, touch-sensor slider 930, touch-sensor button 940 and/or capacitive pressure sensor 975. In an alternative embodiment, the electronic system 900 may also include non-capacitive sensor elements 970 coupled to the processing device 990 via bus 971. The non-capacitive sensor elements 970 may include buttons, light emitting diodes (LEDs), and other user interface devices, such as a mouse, a keyboard or other functional keys that do not require capacitance sensing. In one embodiment, buses 971, 941, 931 and 921 may be a single bus. Alternatively, these buses may be configured into any combination of one or more separate buses.


The processing device may also provide value-added functionality, such as keyboard control integration, LEDs, battery charger and general purpose I/O, as illustrated as non-capacitive sensor elements 970. Non-capacitive sensor elements 970 are coupled to the GPIO 907.


The processing device 990 can include other suitable types of circuits, modules, arrays, and other like analog and digital elements. For example, processing device 990 may include internal oscillator/clocks 906 and communication block 908. The oscillator/clocks block 906 provides clock signals to one or more of the components of processing device 990. Communication block 908 may be used to communicate with an external component, such as a host processor 950, via host interface (UF) line 951. Alternatively, processing device 990 may also be coupled to embedded controller 960 to communicate with the external components, such as host 950. Interfacing to the host 950 can be through various methods. In one exemplary embodiment, interfacing with the host 950 may be done using a standard PS/2 interface to connect to an embedded controller 960, which in turn sends data to the host 950 via low pin count (LPC) interface. In some instances, it may be beneficial for the processing device 990 to do both touch-sensor pad and keyboard control operations, thereby freeing up the embedded controller 960 for other housekeeping functions. In another exemplary embodiment, interfacing may be done using a universal serial bus (USB) interface directly coupled to the host 950 via host interface line 951. Alternatively, the processing device 990 may communicate to external components, such as the host 950, using industry standard interfaces, such as USB, PS/2, inter-integrated circuit (I2C) bus, system packet interfaces (SPI), or any other suitable type of interface. In one embodiment, the host 950 and/or embedded controller 960 may be coupled to the processing device 990 with a ribbon or flex cable from an assembly, which houses the sensing device and processing device.


In one embodiment, the processing device 990 is configured to communicate with the embedded controller 960 or the host 950 to send and/or receive data. The data may be a command or alternatively a signal. In an exemplary embodiment, the electronic system 900 may operate in both standard-mouse compatible and enhanced modes. The standard-mouse compatible mode utilizes the HID class drivers already built into the Operating System (OS) software of host 950. These drivers enable the processing device 990 and sensing device to operate as a standard cursor control user interface device, such as a two-button PS/2 mouse. The enhanced mode may enable additional features such as scrolling (reporting absolute position) or disabling the sensing device, such as when a mouse is plugged into the notebook. Alternatively, the processing device 990 may be configured to communicate with the embedded controller 960 or the host 950 using non-OS drivers, such as dedicated touch-sensor pad drivers, or other drivers known by those of ordinary skill in the art.


In other words, the processing device 990 may operate to communicate data (e.g., commands or signals) using hardware, software, and/or firmware, and the data may be communicated directly to the processing device of the host 950, such as a host processor, or alternatively, may be communicated to the host 950 via drivers of the host 950, such as OS drivers or other non-OS drivers. It should also be noted that the host 950 may directly communicate with the processing device 990 via host interface 951.


In one embodiment, the data sent to the host 950 from the processing device 990 includes click, double-click, movement of the cursor, scroll-up, scroll-down, scroll-left, scroll-right, step back, step forward, Rewind, Fast Forward, Play, Stop, and the like. Alternatively, other user interface device commands and/or signals may be communicated to the host 950 from the processing device 990. These commands may be based on gestures occurring on the sensing device that are recognized by the processing device, such as tap, push, hop, and zigzag gestures. Alternatively, other commands and/or signals may be recognized. For example, signals may be sent that indicate the recognition of these operations.


In particular, a tap gesture, for example, may be a user's finger (e.g., conductive object) that is on the sensing device for less than a threshold time. If the time the finger is placed on the touchpad is greater than the threshold time, it may be considered to be a movement of the cursor, in the x- or y-axes. Scroll-up, scroll-down, scroll-left, and scroll-right, step back, and step-forward may be detected when the absolute position of the conductive object is within a pre-defined area, and movement of the conductive object is detected.


Processing device 990 may reside on a common carrier substrate such as, for example, an integrated circuit (IC) die substrate, a multi-chip module substrate or the like. Alternatively, the components of processing device 690 may be one or more separate integrated circuits and/or discrete components. In one exemplary embodiment, processing device 990 may be a Programmable System on a Chip (PSoC) processing device, manufactured by Cypress Semiconductor Corporation, San Jose, Calif. Alternatively, processing device 990 may be one or more other processing devices known by those of ordinary skill in the art, such as a microprocessor or central processing unit, a controller, special-purpose processor, digital signal processor (DSP), an application specific integrated circuit (ASIC), a field programmable gate array (FPGA), or the like. In an alternative embodiment, for example, the processing device 990 may be a network processor having multiple processors including a core unit and multiple microengines. Additionally, the processing device 990 may include any combination of general-purpose processing device(s) and special-purpose processing device(s).


In one embodiment, one or more processing devices, such as processing device 690, may be used in a master/slave configuration. For example, one processing device may operate as the master and one or more processing devices may operate as the slave(s). The processing devices may be configured so that the master provides a clock signal and start of scan signal to the slaves, which perform a scan of a touch sensor device, such as for example, touch-sensor pad 920. The results of the scan may be sent back to the master. In other embodiments, another processing device is used to control operation of the master and slaves and stores the results of the scans. The master/slave configuration may be effective when the touch-sensor pad 920 is relatively large by having many parallel channels (e.g., 8 channels per chip).


It should be noted that the embodiments described herein are not limited to having a configuration of a processing device coupled to a host, but may include a system that measures the capacitance on the touch-sensing device and sends the new data to a host computer where it is analyzed by an application. In effect, the processing that is done by processing device 990 may also be done (in whole or in part) in the host.


In one embodiment, the method and apparatus described herein may be implemented in a fully self-contained touch-sensor pad, which outputs fully processed x/y movement and gestures data signals or data commands to a host. In an alternative embodiment, the method and apparatus may be implemented in a touch-sensor pad, which outputs x/y movement data and also finger presence data to a host, and where the host processes the received data to detect gestures. In another embodiment, the method and apparatus may be implemented in a touch-sensor pad, which outputs raw capacitance data to a host, where the host processes the capacitance data to compensate for quiescent and stray capacitance, and calculate x/y movement and detects gestures by processing the capacitance data. Alternatively, the method and apparatus may be implemented in a touch-sensor pad, which outputs pre-processed capacitance data to a host, where the touch-sensor pad processes the capacitance data to compensate for quiescent and stray capacitance, and the host calculate x/y movement and detects gestures from the preprocessed capacitance data.


In one embodiment, the electronic system that includes the embodiments described herein may be implemented in a conventional laptop touch-sensor pad. Alternatively, it may be implemented in a wired or wireless keyboard integrating a touch-sensor pad, which is itself connected to a host. In such an implementation, the processing described above as being performed by the “host” may be performed in part or in whole by the keyboard controller, which may then pass fully processed, pre-processed or unprocessed data to the system host. In another embodiment, the embodiments may be implemented in a mobile handset (e.g., cell phone) or other electronic devices where the touch-sensor pad may operate in one of two or more modes. For example, the touch-sensor pad may operate either as a touch-sensor pad for x/y positioning and gesture recognition, or as a keypad or other array of touch-sensor buttons and/or sliders.


Capacitive sensor 910 may be integrated into the IC of the processing device 990, or alternatively, in a separate IC. Alternatively, descriptions of capacitive sensor 910 may be generated and compiled for incorporation into other integrated circuits. For example, behavioral level code describing capacitive sensor 910, or portions thereof, may be generated using a hardware descriptive language, such as VHDL or Verilog, and stored to a machine-accessible medium (e.g., CD-ROM, hard disk, floppy disk, or the like). Furthermore, the behavioral level code can be compiled into register transfer level (“RTL”) code, a netlist or even a circuit layout and stored to a machine-accessible medium. The behavioral level code, the RTL code, the netlist and the circuit layout all represent various levels of abstraction to describe capacitive sensor 910.


It should be noted that the components of electronic system 900 may include all the components described above. Alternatively, electronic system 900 may include only some of or more than the components described above.


In one embodiment, electronic system 900 may be used in a notebook computer. Alternatively, the electronic system 900 may be used in other applications, such as a mobile handset, a personal data assistant (PDA), a keyboard, a television, a remote control, a monitor, a handheld multi-media device, a handheld video player, a handheld gaming device, a control panel, or other suitable type of device, application, or system.


In one embodiment, capacitive sensor 910 may be a capacitive sensor relaxation oscillator (CSR). The CSR may have an array of capacitive touch switches using a current-programmable relaxation oscillator, an analog multiplexer, digital counting functions and high-level software routines to compensate for environmental and physical switch variations. The switch array may include combinations of independent switches, sliding switches (e.g., touch-sensor slider), and touch-sensor pads implemented as a pair of orthogonal sliding switches. The CSR may include physical, electrical, and software components. The physical component may include the physical switch itself, typically a pattern constructed on a printed circuit board (PCB) with an insulating cover, a flexible membrane or a transparent overlay. The electrical component may include an oscillator or other means to convert a changed capacitance into a measured signal. The electrical component may also include a counter or timer to measure the oscillator output. The software component may include detection and compensation software algorithms to convert the count value into a switch detection decision. For example, in the case of slide switches or X-Y touch-sensor pads, a calculation for finding position of the conductive object to greater resolution than the physical pitch of the switches may be used.


It should be noted that there are various known methods for measuring capacitance. Although the embodiments described herein are described using a relaxation oscillator, the present embodiments are not limited to using relaxation oscillators, but may include other methods, such as current versus voltage phase shift measurement, resistor-capacitor charge timing, capacitive bridge divider, charge transfer, or the like.


In one method, the current versus voltage phase shift measurement may include driving the capacitance through a fixed-value resistor to yield voltage and current waveforms that are out of phase by a predictable amount. The drive frequency can be adjusted to keep the phase measurement in a readily measured range. In another method, the resistor-capacitor charge timing may include charging the capacitor through a fixed resistor and measuring timing on the voltage ramp. Small capacitor values may require very large resistors for reasonable timing. In an alternative method, the capacitive bridge divider may include driving the capacitor under test through a fixed reference capacitor. The reference capacitor and the capacitor under test form a voltage divider. The voltage signal is recovered with a synchronous demodulator, which may be done in the processing device 990. In another method, the charge transfer may be conceptually similar to an R-C charging circuit. In this method, CP is the capacitance being sensed. CSUM is the summing capacitor, into which charge is transferred on successive cycles. At the start of the measurement cycle, the voltage on CSUM is reset. The voltage on CSUM increases exponentially (and only slightly) with each clock cycle. The time for this voltage to reach a specific threshold is measured with a counter. Additional details regarding these alternative embodiments have not been included so as to not obscure the present embodiments, and because these alternative embodiments for measuring capacitance are known by those of ordinary skill in the art.


Embodiments of the present invention include various operations described herein. These operations may be performed by hardware components, software, firmware, or a combination thereof. Any of the signals provided over various buses described herein may be time multiplexed with other signals and provided over one or more common buses. Additionally, the interconnection between circuit components or blocks may be shown as buses or as single signal lines. Each of the buses may alternatively be one or more single signal lines and each of the single signal lines may alternatively be buses.


Certain embodiments may be implemented as a computer program product that may include instructions stored on a machine-readable medium. These instructions may be used to program a general-purpose or special-purpose computer or processor to perform the described operations. A machine-readable medium includes any mechanism for storing or transmitting information in a form (e.g., software, processing application) readable by a machine (e.g., a computer). The machine-readable medium may include, but is not limited to, magnetic storage medium (e.g., floppy diskette), optical storage medium (e.g., CD-ROM), magneto-optical storage medium, read-only memory (ROM), random-access memory (RAM), erasable programmable memory (e.g., EPROM and EEPROM), flash memory, or another appropriate type of medium suitable for storing electronic instructions.


Additionally, some embodiments may be practiced in distributed computing environments where the machine-readable medium is stored on and/or executed by more than one computer system. In addition, the information transferred between computer systems may either be pulled or pushed across the communication medium connecting the computer systems.


The digital processing devices described herein may include one or more general-purpose processing devices such as a microprocessor or central processing unit, a controller, or the like. Alternatively, the digital processing device may include one or more special-purpose processing devices such as a digital signal processor (DSP), an application specific integrated circuit (ASIC), a field programmable gate array (FPGA), or the like. In an alternative embodiment, for example, the digital processing device may be a network processor having multiple processors including a core unit and multiple microengines. Additionally, the digital processing device may include any combination of general-purpose processing devices and special-purpose processing devices.


Although the operations of the methods herein are shown and described in a particular order, the order of the operations of each method may be altered so that certain operations may be performed in an inverse order or so that certain operation may be performed, at least in part, concurrently with other operations. In another embodiment, instructions or sub-operations of distinct operations may be in an intermittent and/or alternating manner.

Claims
  • 1. A method, comprising: detecting a current flowing at a terminal of a capacitance sensing element;coupling the current to a charge storage circuit to generate a first output voltage signal and a second output voltage signal; anddetecting a presence of a conductive object proximate to the capacitance sensing element based on a difference between the first output voltage signal and the second output voltage signal.
  • 2. The method of claim 1, further comprising: alternately driving a first electrode of the capacitance sensing element with a high supply voltage and a low supply voltage; andholding a second electrode of the capacitance sensing element at a fixed voltage level, wherein from the second electrode flows current to the charge storage circuit.
  • 3. The method of claim 1, wherein the charge storage circuit comprises a capacitor circuit.
  • 4. The method of claim 1, wherein the charge storage circuit comprises a quasi-differential capacitor circuit comprising a positive integration capacitor and a negative integration capacitor.
  • 5. The method of claim 4, further comprising: pre-charging the positive integration capacitor to a first voltage level; andpre-charging the negative integration capacitor to a second voltage level.
  • 6. The method of claim 4, further comprising: mirroring the current across the capacitance sensing element and coupling a mirrored current to the charge storage circuit.
  • 7. The method of claim 6, further comprising storing a charge from the mirrored current in the charge storage circuit, the storing comprising: charging the positive integration capacitor when a flow of current is positive; anddischarging the negative integration capacitor when the flow of current is negative.
  • 8. The method of claim 4, further comprising: outputting a first voltage level stored on the positive integration capacitor to a processing circuit as the first output voltage signal; andoutputting a second voltage level stored on the negative integration capacitor to the processing circuit as the second output voltage signal.
  • 9. The method of claim 8, further comprising: performing one or more subconversions to output the first and second voltage levels stored on the positive and negative integration capacitors to the processing circuit; andaccumulating results of the one or more subconversions to determine a total change in capacitance.
  • 10. An apparatus, comprising: a terminal coupled to an electrode of a capacitive sensing device;a coupling circuit coupled to the electrode of the capacitive sensing device; anda charge storage circuit coupled to the coupling circuit, wherein the charge storage circuit is configured to generate a first output voltage signal from a first portion of the signal received from the electrode and a second output voltage signal from a second portion of the signal received from the electrode for a detection of a presence of a conductive object proximate to the capacitive sensing device based on a difference between the first output voltage signal and the second output voltage signal.
  • 11. The apparatus of claim 10, wherein the coupling circuit comprises a low impedance input coupled to the electrode of the capacitive sensing device, the low impedance input configured to hold the electrode at a fixed voltage level.
  • 12. The apparatus of claim 11, wherein the coupling circuit further comprises: a positive bipolar output coupled to the charge storage circuit, the positive bipolar output configured to mirror a current sensed at the low impedance input; anda negative bipolar output, the negative bipolar output configured to invert the current sensed at the low impedance input.
  • 13. The apparatus of claim 12, wherein the charge storage circuit further comprises an integration capacitor coupled between an output node and a ground node.
  • 14. The apparatus of claim 13, wherein the charge storage circuit further comprises a second integration capacitor coupled between the output node and the ground node.
  • 15. The apparatus of claim 12, wherein the charge storage circuit comprises a quasi-differential capacitor circuit, the quasi-differential capacitor circuit comprising a first integration capacitor coupled between a first output node and a ground node and a second integration capacitor coupled between a second output node and the ground node.
  • 16. The apparatus of claim 15, further comprising a synchronous detect circuit coupled to the charge storage circuit, the synchronous detect circuit configured to charge the first integration capacitor when the current at the bipolar output is positive and to discharge the second integration capacitor when the current is negative.
  • 17. The apparatus of claim 10, further comprising a processing circuit coupled to the charge storage circuit, the processing circuit configured to detect the presence of the conductive object based on the first output voltage signal and the second output voltage signal.
  • 18. A method, comprising: charging a first integration capacitor with a positive signal portion of a signal received from an electrode of a capacitive sensing device;charging a second integration capacitor with a negative signal portion of the signal received from the electrode of the capacitive sensing device;measuring a differential voltage between the first and second integration capacitors; anddetecting a presence of a conductive object proximate to the capacitive sensing device based on the measured differential voltage.
  • 19. The method of claim 18, wherein the positive signal portion and the negative signal portion are different components of a single signal received from the capacitance sensing element capacitive sensing device.
  • 20. The method of claim 18, wherein the first integration capacitor is a positive integration capacitor and the second integration capacitor is a negative integration capacitor.
RELATED APPLICATIONS

This application which is a continuation of U.S. application Ser. No. 12/623,661, filed Nov. 23, 2009, which claims the benefit of U.S. Provisional Application No. 61/117,031 filed on Nov. 21, 2008, which are hereby incorporated by reference by their entirety.

US Referenced Citations (290)
Number Name Date Kind
4039940 Butler et al. Aug 1977 A
4145748 Eichelberger et al. Mar 1979 A
4264903 Bigelow Apr 1981 A
4283713 Philipp Aug 1981 A
4293734 Pepper, Jr. Oct 1981 A
4438404 Philipp Mar 1984 A
4475151 Philipp Oct 1984 A
4497575 Philipp Feb 1985 A
4614937 Poujois Sep 1986 A
4728932 Atherton Mar 1988 A
4736097 Philipp Apr 1988 A
4736191 Matzke et al. Apr 1988 A
4742331 Barrow et al. May 1988 A
4772983 Kerber et al. Sep 1988 A
4773024 Faggin et al. Sep 1988 A
4802103 Faggin et al. Jan 1989 A
4825147 Cook et al. Apr 1989 A
4876534 Mead et al. Oct 1989 A
4879461 Philipp Nov 1989 A
4879505 Barrow et al. Nov 1989 A
4920399 Hall Apr 1990 A
4935702 Mead et al. Jun 1990 A
4940980 Tice Jul 1990 A
4953928 Anderson et al. Sep 1990 A
4962342 Mead et al. Oct 1990 A
5049758 Mead et al. Sep 1991 A
5055719 Hughes Oct 1991 A
5055827 Philipp Oct 1991 A
5059920 Anderson et al. Oct 1991 A
5068622 Mead et al. Nov 1991 A
5073759 Mead et al. Dec 1991 A
5083044 Mead et al. Jan 1992 A
5095284 Mead Mar 1992 A
5097305 Mead et al. Mar 1992 A
5107149 Platt et al. Apr 1992 A
5109261 Mead et al. Apr 1992 A
5119038 Anderson et al. Jun 1992 A
5120996 Mead et al. Jun 1992 A
5122800 Philipp Jun 1992 A
5126685 Platt et al. Jun 1992 A
5146106 Anderson et al. Sep 1992 A
5160899 Anderson et al. Nov 1992 A
5165054 Platt et al. Nov 1992 A
5166562 Allen et al. Nov 1992 A
5204549 Platt et al. Apr 1993 A
5243554 Allen et al. Sep 1993 A
5248873 Allen et al. Sep 1993 A
5260592 Mead et al. Nov 1993 A
5270963 Allen et al. Dec 1993 A
5276407 Mead et al. Jan 1994 A
5281862 Ma Jan 1994 A
5289023 Mead Feb 1994 A
5294889 Heep et al. Mar 1994 A
5303329 Mead et al. Apr 1994 A
5305017 Gerpheide Apr 1994 A
5323158 Ferguson, Jr. Jun 1994 A
5324958 Mead et al. Jun 1994 A
5331215 Allen et al. Jul 1994 A
5336936 Allen et al. Aug 1994 A
5339213 O'Callaghan Aug 1994 A
5349303 Gerpheide Sep 1994 A
5374787 Miller et al. Dec 1994 A
5381515 Platt et al. Jan 1995 A
5384467 Plimon et al. Jan 1995 A
5408194 Steinbach et al. Apr 1995 A
5412387 Vincelette et al. May 1995 A
5488204 Mead et al. Jan 1996 A
5495077 Miller et al. Feb 1996 A
5541600 Blumenkrantz et al. Jul 1996 A
5541878 Lemoncheck et al. Jul 1996 A
5543588 Bisset et al. Aug 1996 A
5543590 Gillespie et al. Aug 1996 A
5543591 Gillespie et al. Aug 1996 A
5555907 Philipp Sep 1996 A
5565658 Gerpheide et al. Oct 1996 A
5566702 Philipp Oct 1996 A
5572205 Caldwell et al. Nov 1996 A
5629891 Lemoncheck et al. May 1997 A
5648642 Miller et al. Jul 1997 A
5672959 Der Sep 1997 A
5682032 Philipp Oct 1997 A
5684487 Timko Nov 1997 A
5730165 Philipp Mar 1998 A
5757368 Gerpheide et al. May 1998 A
5760852 Wu et al. Jun 1998 A
5763909 Mead et al. Jun 1998 A
5763924 Lum et al. Jun 1998 A
5767457 Gerpheide et al. Jun 1998 A
5796183 Hourmand et al. Aug 1998 A
5801340 Peter Sep 1998 A
5812698 Platt et al. Sep 1998 A
5841078 Miller et al. Nov 1998 A
5844265 Mead et al. Dec 1998 A
5854625 Frisch et al. Dec 1998 A
5861583 Schediwy et al. Jan 1999 A
5861875 Gerpheide Jan 1999 A
5864242 Allen et al. Jan 1999 A
5864392 Winklhofer et al. Jan 1999 A
5880411 Gillespie et al. Mar 1999 A
5889236 Gillespie et al. Mar 1999 A
5914465 Allen et al. Jun 1999 A
5914708 Lagrange et al. Jun 1999 A
5920309 Bisset et al. Jul 1999 A
5920310 Faggin et al. Jul 1999 A
5926566 Wang et al. Jul 1999 A
5942733 Allen et al. Aug 1999 A
5943052 Allen et al. Aug 1999 A
5969513 Clark Oct 1999 A
6023422 Allen et al. Feb 2000 A
6028271 Gillespie et al. Feb 2000 A
6028959 Wang et al. Feb 2000 A
6097432 Mead et al. Aug 2000 A
6148104 Wang et al. Nov 2000 A
6151967 McIntosh et al. Nov 2000 A
6185450 Seguine et al. Feb 2001 B1
6188228 Philipp Feb 2001 B1
6188391 Seely et al. Feb 2001 B1
6191723 Lewis Feb 2001 B1
6222528 Gerpheide et al. Apr 2001 B1
6239389 Allen et al. May 2001 B1
6249447 Boylan et al. Jun 2001 B1
6262717 Donohue et al. Jul 2001 B1
6271719 Sevastopoulos Aug 2001 B1
6271720 Sevastopoulos Aug 2001 B1
6280391 Olson et al. Aug 2001 B1
6288707 Philipp Sep 2001 B1
6304014 England et al. Oct 2001 B1
6320184 Winklhofer et al. Nov 2001 B1
6323846 Westerman et al. Nov 2001 B1
6326859 Goldman et al. Dec 2001 B1
6342817 Crofts et al. Jan 2002 B1
6344773 Sevastopoulos et al. Feb 2002 B1
6353200 Schwankhart Mar 2002 B1
6366099 Reddi Apr 2002 B1
6377009 Philipp Apr 2002 B1
6380929 Platt Apr 2002 B1
6380931 Gillespie et al. Apr 2002 B1
6414671 Gillespie et al. Jul 2002 B1
6430305 Decker Aug 2002 B1
6441073 Tanaka et al. Aug 2002 B1
6441682 Vinn et al. Aug 2002 B1
6445257 Cox et al. Sep 2002 B1
6452514 Philipp Sep 2002 B1
6457355 Philipp Oct 2002 B1
6459321 Belch Oct 2002 B1
6466036 Philipp Oct 2002 B1
6473069 Gerpheide Oct 2002 B1
6489899 Ely et al. Dec 2002 B1
6498720 Glad Dec 2002 B2
6499359 Washeleski et al. Dec 2002 B1
6522083 Roach Feb 2003 B1
6522128 Ely et al. Feb 2003 B1
6522187 Sousa Feb 2003 B1
6523416 Takagi et al. Feb 2003 B2
6534970 Ely et al. Mar 2003 B1
6535200 Philipp Mar 2003 B2
6570557 Westerman et al. May 2003 B1
6587093 Shaw et al. Jul 2003 B1
6610936 Gillespie et al. Aug 2003 B2
6614313 Crofts et al. Sep 2003 B2
6624640 Lund et al. Sep 2003 B2
6639586 Gerpheide Oct 2003 B2
6642857 Schediwy et al. Nov 2003 B1
6649924 Philipp et al. Nov 2003 B1
6667740 Ely et al. Dec 2003 B2
6673308 Hino et al. Jan 2004 B2
6677932 Westerman Jan 2004 B1
6680731 Gerpheide et al. Jan 2004 B2
6683462 Shimizu Jan 2004 B2
6704005 Kato et al. Mar 2004 B2
6705511 Dames et al. Mar 2004 B1
6714817 Daynes et al. Mar 2004 B2
6730863 Gerpheide et al. May 2004 B1
6750852 Gillespie et al. Jun 2004 B2
6774644 Eberlein Aug 2004 B2
6788221 Ely et al. Sep 2004 B1
6788521 Nishi Sep 2004 B2
6798218 Kasperkovitz Sep 2004 B2
6809275 Cheng et al. Oct 2004 B1
6856433 Hatano et al. Feb 2005 B2
6859159 Michalski Feb 2005 B2
6873203 Latham, II et al. Mar 2005 B1
6879215 Roach Apr 2005 B1
6888536 Westerman et al. May 2005 B2
6888538 Ely et al. May 2005 B2
6893724 Lin et al. May 2005 B2
6903402 Miyazawa Jun 2005 B2
6904570 Foote et al. Jun 2005 B2
6914547 Swaroop et al. Jul 2005 B1
6933873 Horsley et al. Aug 2005 B1
6949811 Miyazawa Sep 2005 B2
6958594 Redl et al. Oct 2005 B2
6969978 Dening Nov 2005 B2
6970120 Bjornsen Nov 2005 B1
6970126 O'Dowd et al. Nov 2005 B1
6975123 Malang et al. Dec 2005 B1
6993607 Philipp Jan 2006 B2
7030782 Ely et al. Apr 2006 B2
7031886 Hargreaves Apr 2006 B1
7032051 Reay et al. Apr 2006 B2
7046230 Zadesky et al. May 2006 B2
7078916 Denison Jul 2006 B2
7109978 Gillespie et al. Sep 2006 B2
7119550 Kitano et al. Oct 2006 B2
7129935 Mackey Oct 2006 B2
7133140 Lukacs et al. Nov 2006 B2
7133793 Ely et al. Nov 2006 B2
7141968 Hibbs et al. Nov 2006 B2
7141987 Hibbs et al. Nov 2006 B2
7148704 Philipp Dec 2006 B2
7151528 Taylor et al. Dec 2006 B2
7183851 Song Feb 2007 B2
7212189 Shaw et al May 2007 B2
7235983 O'Dowd et al. Jun 2007 B2
7253643 Seguine Aug 2007 B1
7262609 Reynolds Aug 2007 B2
7288946 Hargreaves et al. Oct 2007 B2
7288977 Stanley Oct 2007 B2
7298124 Kan et al. Nov 2007 B2
7301350 Hargreaves et al. Nov 2007 B2
7315793 Jean Jan 2008 B2
7339580 Westerman et al. Mar 2008 B2
7417411 Hoffman et al. Aug 2008 B2
7417441 Reynolds Aug 2008 B2
7423437 Hargreaves et al. Sep 2008 B2
7449895 Ely et al. Nov 2008 B2
7450113 Gillespie et al. Nov 2008 B2
7451050 Hargreaves Nov 2008 B2
7453270 Hargreaves et al. Nov 2008 B2
7453279 Corbin, Jr. et al. Nov 2008 B2
7466307 Trent, Jr. et al. Dec 2008 B2
7498822 Lee Mar 2009 B2
7499040 Zadesky et al. Mar 2009 B2
7521941 Ely et al. Apr 2009 B2
7663607 Hotelling et al. Feb 2010 B2
7683641 Hargreaves et al. Mar 2010 B2
7724001 Kleven May 2010 B2
7812827 Hotelling et al. Oct 2010 B2
8358142 Maharyta Jan 2013 B2
20010008478 Mcintosh et al. Jul 2001 A1
20010020850 Mcintosh et al. Sep 2001 A1
20020063688 Shaw et al. May 2002 A1
20020191029 Gillespie et al. Dec 2002 A1
20030062889 Ely et al. Apr 2003 A1
20030080755 Kobayashi May 2003 A1
20030090277 Lechner et al. May 2003 A1
20040178989 Shahoian et al. Sep 2004 A1
20050024341 Gillespie et al. Feb 2005 A1
20050122119 Barlow Jun 2005 A1
20060001490 Song Jan 2006 A1
20060032680 Elias et al. Feb 2006 A1
20060038793 Philipp Feb 2006 A1
20060066582 Lyon et al. Mar 2006 A1
20060071674 Jean Apr 2006 A1
20060097991 Hotelling et al. May 2006 A1
20060138574 Saito et al. Jun 2006 A1
20060273804 Delorme et al. Dec 2006 A1
20070227253 Kleven Oct 2007 A1
20070257894 Philipp Nov 2007 A1
20070268273 Westerman et al. Nov 2007 A1
20070268274 Westerman et al. Nov 2007 A1
20070268275 Westerman et al. Nov 2007 A1
20080041639 Westerman et al. Feb 2008 A1
20080041640 Gillespie et al. Feb 2008 A1
20080042986 Westerman et al. Feb 2008 A1
20080042987 Westerman et al. Feb 2008 A1
20080042988 Westerman et al. Feb 2008 A1
20080042989 Westerman et al. Feb 2008 A1
20080042994 Gillespie et al. Feb 2008 A1
20080048997 Gillespie et al. Feb 2008 A1
20080068100 Goodnow et al. Mar 2008 A1
20080085720 Hirano et al. Apr 2008 A1
20080088602 Hotelling et al. Apr 2008 A1
20080111714 Kremin May 2008 A1
20080116904 Reynolds et al. May 2008 A1
20080128182 Westerman et al. Jun 2008 A1
20080162996 Krah et al. Jul 2008 A1
20080278178 Philipp Nov 2008 A1
20090008161 Jones et al. Jan 2009 A1
20090009491 Grivina Jan 2009 A1
20090058802 Orsley Mar 2009 A1
20090096757 Hotelling et al. Apr 2009 A1
20090160461 Zangl et al. Jun 2009 A1
20090267622 Hansen et al. Oct 2009 A1
20090315258 Wallace et al. Dec 2009 A1
20100060622 Van Der et al. Mar 2010 A1
20100201382 Welland Aug 2010 A1
20100219846 Dubery Sep 2010 A1
20110007021 Bernstein et al. Jan 2011 A1
20110025629 Grivna et al. Feb 2011 A1
Foreign Referenced Citations (1)
Number Date Country
WO2007128682 Nov 2007 WO
Non-Patent Literature Citations (66)
Entry
Sedra et al., “A Second Generation Current Conveyor and Its Application,” IEEE Transactions on Circuit Theory, Feb. 1970, vol. 17, pp. 132-134; 3 pages.
Sedra et al., “Current Conveyor Theory and Practice,” IEEE Proceedings (Part G), Chapter 3, Apr. 1990, pp. 93-126; 18 pages.
Sedra, Adel S. et al., “Microelectronic Circuits,” 3rd Edition, Oxford University Press, pp. xiii-xx and 861-883, 1991; 20 pages.
Seguine, Ryan; “Layout Guidelines for PSoC CapSense,” Cypress Semiconductor Corporation, Application Note AN2292; Jul. 22, 2005; 13 pages.
Shah et al., “Cascadable Electronically Tunable Sito Current-Mode Active-Only Universal Filter,” 2008; 6 pages.
Smith et al., “The Current Conveyor—A New Circuit Building Block,” Proceedings of the IEEE, Aug. 1968, pp. 1368-1369; 2 pages.
Soliman A. Mahmoud, “New Fully-Differential CMOS Second-Generation Current Conveyor,” ETRI Journal, vol. 28, No. 4, Aug. 2006; pp. 495-501; 7 pages.
USPT Final Rejection for U.S. Appl. No. 12/507,614 dated Jun. 21, 2011; 17 pages.
USPTO Non Final Rejection for U.S. Appl. No. 12/623,661 dated May 17, 2012; 13 pages.
USPTO Non Final Rejection for U.S. Appl. No. 13/297,171 dated Jul. 9, 2013; 8 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 12/507,614 dated Jan. 31, 2011; 15 pages.
USPTO Notice of Allowance for U.S. Appl. No. 12/623,661 dated May 29, 2013; 9 pages.
USPTO Requirement for Restriction for U.S. Appl. No. 12/507,614 dated Feb. 27, 2013; 12 pages.
Van Ess, David; “Simulating a 555 Timer with PSoC,” Cypress Semiconductor Corporation, Application Note AN2286, May 19, 2005; 10 pages.
Vladislav Golub, Ph.D., “Sigma-Delta ADCs”, pub. date: Jun. 17, 2003, 10 pages.
Written Opinion of the International Searching Authority for International Application No. PCT/US 11/67153 mailed Apr. 24, 2012; 9 pages.
“CSD User Module Data Sheet,” CSD v1.0, Oct. 23, 2006; 58 pages.
“Sigma-Delta ADCs and DACs, AN-283 Application Note, Analog Devices,” 1993; Downloaded from <http://www.analog.com/UpoloadedFiles/Application—Notes/292524291525717245054923680458171AN283.pdf>; 16 pages.
A. Fabre, “Third-Generation Current Conveyor: a New Helpful Active Element,” Electronics Letters, vol. 31, No. 5, Mar. 1995, pp. 338-339; 2 pages.
Adisak Monopapassorn, “CMOS High Frequency/Low Voltage Full-Wave Rectifier,” Thammasat International Journal of Science and Technology, vol. 8, No. 2, Apr.-Jun. 2003; 11 pages.
Ahmed M. Soliman, “Generation of Current Conveyor-Based All-Pass Filters from Op Amp-Based Circuits,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 44, No. 4, Apr. 1997, pp. 324-330; 7 pages.
U.S. Appl. No. 12/507,614: “Multi-Functional Capacitance Sensing Circuit With a Current Conveyor,” Viktor Kremin, filed Jul. 22, 2009; 56 pages.
U.S. Appl. No. 13/185,447: “Capacitance Sensing Systems, Circuits and Methods That Include Current Conveyor Based Oscillators,” Andriy Maharyta, filed Jul. 18, 2011; 58 pages.
U.S. Appl. No. 13/249,514: “Active Integrator for a Capacitive Sense Array,” Paul Walsh, filed Sep. 30, 2011; 46 pages.
Assi et al., “An Offset Compensated and High-Gain CMOS Current-Feedback Op-Amp,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 45, No. 1, Jan. 1998, pp. 85-90; 6 pages.
Calvo et al., “Novel High Performance CMOS Current Conveyor,” Microelectronics Reliability, Mar. 2003, pp. 955-961; 7 pages.
Cataldo et al., “Active Capacitance Multipliers Using Current Conveyors,” Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, vol. 2, Jun. 1998, pp. 343-346; 4 pages.
Chapweske, Adam; “The PS/2 Mouse Interface,” PS/2 Mouse Interfacing, 2001, retrieved on May 18, 2006; 11 pages.
Cypress Semiconductor Corporation, “CY8C21×34 Data Sheet,” CSR User Module, CSR V.1.0; Oct. 6, 2005; 36 pages.
Cypress Semiconductor Corporation, “Cypress Introduces PSoC(TM)-Based Capacitive Touch Sensor Solution,” Cypress Press Release; May 31, 2005; <http://www.cypress.com/portal/server>; retrieved on Feb. 5, 2007; 4 pages.
Cypress Semiconductor Corporation, “FAN Controller CG6457AM and CG6462AM,” PSoC Mixed Signal Array Preliminary Data Sheet; May 24, 2005; 25 pages.
Cypress Semiconductor Corporation, “PSoC CY8C20×34 Technical Reference Manual (TRM),” PSoC CY8C20×34 TRM, Version 1.0, 2006; 218 pages.
Cypress Semiconductor Corporation, “PSoC Mixed-Signal Controllers,” Production Description; <http://www.cypress.com/portal/server>; retrieved on Sep. 27, 2005; 2 pages.
Cypress Semiconductor Corporation, “Release Notes sm017,” Jan. 24, 2007; 3 pages.
Dave Van Ess, “Understanding Switched Capacitor Analog Blocks,” Application Note AN2041, Mar. 30, 2004; 16 pages.
Dennis Seguine, “Capacitive Switch Scan,” AN2233a, Application Note, CY8C21×34, Apr. 7, 2005; 6 pages.
Elwan et al., “Low-Voltage Low-Power CMOS Current Conveyors,” IEEE Transactions on Circuits and System I: Fundamental Theory and Applications, vol. 44, No. 9, Sep. 1997; pp. 828-835; 8 pages.
Ibrahim et al., “A CMOS Realization of Inverting Second Generation Current Conveyor ‘Positive’ (ICCII+),” The Norwegian Signal Processing Society and IEEE 5th Nordic Signal Processing Symposium, Oct. 2002; 4 pages.
Ibrahime et al., “A New Voltage Scaling Type Digital-Analog Converter Using Only DDCCS,” 3rd International Conference on Electrical and Electronics Engineering, 2003; 4 pages.
Imazeki et al., “Low-Voltage, Low-Power, Second-Generation Current Conveyors,” Electrical Engineering in Japan, vol. 138, No. 2, Nov. 2001, pp. 41-48; 8 pages.
International Search Report and Written Opinion for Application No. PCT/US11/67153 dated Apr. 24, 2012; 8 pages.
International Search Report for International Application No. PCT/US10/28943 mailed on Sep. 7, 2010; 2 pages.
International Written Opinion for International Application No. PCT/US10/28943 mailed on Sep. 7, 2010; 5 pages.
James Quan, “CMOS Programmable Gain Circuits: Amplifiers and Current Conveyors,” The University of Calgary, Aug. 2005; 141 pages.
Kayed et al., “VLSI Design and Implementation of CMOS Current Conveyors,” The Eleventh International Conference on Microelectronics, Nov. 1999, pp. 55-57; 3 pages.
Kimmo Koli, “CMOS Current Amplifiers: Speed versus Nonlinearity,” Dissertation, Nov. 2000; 305 pages.
L. Grigorescu, “Amplifiers Built with Current-Conveyors,” Sep. 2006, pp. 105-109; 5 pages.
Lee, Mark; “EMC Design Considerations for PSoC CapSense Applications,” Cypress Semiconductor Corporation, Application Note AN2318; Sep. 16, 2005; 6 pages.
Madian et al., “New 1.5-V CMOS Second Generation Current Conveyor Based on Wide Range Transconductor,” Analog Integrated Circuits and Signal Processing, Springer Netherlands, Sep. 2006, pp. 267-279; 13 pages.
Mahmoud et al., “Low-Voltage CMOS Current Feedback Operational Amplifier and Its Application,” ETRI Journal, vol. 29, No. 2, Apr. 2007, pp. 212-218; 7 pages.
Maitreechit et al., “A Full-Wave Rectifier Using a Current Conveyor and Current Mirrors with Improved Efficiency,” Thammasat International Journal of Science and Technology, vol. 10, No. 2, Apr.-Jun. 2005, pp. 21-27; 7 pages.
Mark Lee, “CapSense Best Practices,” Cypress Semiconductor Application Note, Oct. 16, 2006; 10 pages.
Mark Lee, “The art of capacitive tough sensing”, Cypress Perform, Published in Embedded.com (http://www.embedded.com), Mar. 2007, pp. 1-10.
Masciotti et al., “CMOS Current-Mode Analog Circuit Building Blocks for RF DC-DC Converter Controllers,” Proceedings of the 2003 International Symposium on Circuits and Systems, May 2003, vol. 3, pp. 455-458; 4 pages.
Maundy et al., “A New Configuration for Current Feedback Operational Amplifiers,” The 2002 45th Midwest Symposium on Circuits and Systems, vol. 1, Aug. 2002, pp. 547-550; 4 pages.
Minaei et al., “High Performance CMOS Realization of the Third Generation Current Conveyor (CCIII),” MWSCAS, 2002, 16 pages.
Mohit Kumar, “Low-Voltage Current-Mode Analog Cells,” M. Tech. Credit Seminar Report, Electronic Systems Group, Nov. 2002, 16 pages.
Montree Siripruchyanun, “Second Generation Current Conveyor (CCII),” PowerPoint Presentation, Jan. 2008; 29 pages.
Pawarangkoon et al., “Four-Quadrant Current-Mode Divider Based on Current Conveyors,” IEEE Region 10 Conference TENCON, Nov. 2004, vol. 4, pp. 380-383; 4 pages.
Premont et al., “Current-Conveyor Based Field Programmable Analog Array,” Analog Integrated Circuits and Signal Processing, Sep. 1998, vol. 17, pp. 155-157; 3 pages.
Rajpiit et al., “Low Voltage, Low Power, High Performance Current Conveyors,” The 2001 IEEE International Symposium on Circuits and Systems, May 2001, vol. 1, pp. 723-726; 4 pages.
Rajput et al., “Advanced Applications of Current Conveyors: A Tutorial,” J. of Active and Passive Electronic Devices, vol. 2, 2007, Old City Publishing Inc., pp. 143-164; 22 pages.
Robert Jania, “Cypress' CapSense Successive Approximation Algorithm,” Whiat Paper CSA RJO.doc, Jan. 17, 2007; 6 pages.
S. Minaei, “A New High Performance CMOS Third Generation Current Conveyor (CCIII) and its Application,” Electrical Engineering, vol. 85, No. 3, Springer-Verlag, Jul. 2003, pp. 147-153; 7 pages.
Salem et al., “A 2.5V 0.35um CMOS Current Conveyor and High Frequency High-Q Band-Pass Filter,” The 16th International Conference on Microelectronics, Dec. 2004, pp. 328-333; 6 pages.
Sangil Park, “Motorola Digital Signal Processors, Principles of Sigma-Delta Modulation for Analog-to-Digital Converters,” Rev. 1, downloaded from <http://digitalsignallabs.com/SigmaDelta.pdf>, Mar. 1997; 64 pages.
Provisional Applications (1)
Number Date Country
61117031 Nov 2008 US
Continuations (1)
Number Date Country
Parent 12623661 Nov 2009 US
Child 13739991 US