The present invention generally relates to computer networking, and more particularly to an interface for physical layer devices operating in a network. The present invention is particularly adapted for use in Gigabit Ethernet physical layer devices.
Those skilled in the art of local area networks (LAN) know that standards define the parameters of communication and vary depending upon the speed and type of operation that is being employed in the system., Even though individual LANs may employ one or more of various standards, they typically use a medium consisting of twisted copper wire pairs for the transmission and reception of data. It is generally a requirement that one or more pairs be used for transmission of data in one direction and one or more other pairs to receive data in the opposite direction.
As is also known to those skilled in the art, it is necessary to have an interface for providing serialized data on the pairs of wires for transmitting and receiving data that may not be in serial form when input to the interfaces. Depending upon the particular standard being used, there may be up to 28 pins of data that are input to the interface for a ten bit interface (TBI) or a Gigabit media independent interface (GMII) or a media independent interface (MII). These standards are set forth in Institute of Electric and Electronic Engineers (IEEE) standards identified as IEEE802.3u MII and IEEE802.3z GMII and the TBI.
The present invention is directed to a reduced number of input and output pins, i.e., pin-count, that can implement the above GMII and TBI standards, and is hereinafter referred to as the Reduced Gigabit Media Independent Interface (RGMII), which is adapted to also implement a reduced ten bit interface (RTBI). The RGMII is intended to be an alternative to both the IEEE802.3z GMII and the TBI. The principle objective is to reduce the number of pins required to interconnect the MAC and the PHY from a maximum of 28 pins (TBI) to 13 pins in a cost effective and technology independent manner. The RGMII is adapted to map pins to transfer data at the same data rate with control functionality with a minimum number of input and output pins. It does so by utilizing both the rising and falling edges of the clock signal and complies with existing interface specifications set forth in the IEEE standards and utilizes a unique assignment of pins to accomplish optimization in the operation of the interface. To accomplish this optimization, the data paths and all associated control signals are reduced and control signals are multiplexed together and both edges of the clock signal is used. A novel selection of signal assignments optimizes this interface beyond any obvious selection. For example, assigning CRS and COL together allows gigabit implementations which are typically full-duplex to eliminate an additional pin.
The signal definitions that apply to the present invention are set forth in the following TABLE 1. The table has four columns, which from left to right indicate the signal name, RTBI mode, RGMII mode and a description of the signals. The signals are signals that are applied or are produced on the pins shown on the left side of a Serializer/Deserializer (SER/DES) shown in
With respect to TABLE 1, the TXC signal is the transmit reference clock signal and can be either a 125 Mhz, 25 Mhz or 2.5 Mhz clock signal depending upon the chosen implementation. The RXC signal is a receive reference clock signal and has the same speed values and is derived from the received data stream. The TD signals are provided on four lines that are labeled TD0-TD3. In the RTBI mode, bits 3:0 are transmitted on the rising edge of the TXC clock signal and bits 5 through 8 are transmitted on the falling edge of the clock signal. In the RGMII mode, bits 3:0 are transmitted on the rising edge of the clock signal and bits 7:4 are transmitted on the falling edge of the clock signal. The signal TX_CTL signal provides some data information as well as control signals. With the RTBI mode, the fifth bit is transmitted on the rising edge of the TXC clock signal and the tenth bit is transmitted on the falling edge of the clock signal. An RGMII mode signal TXEN is transmitted on the rising edge of the clock signal and an error code TXERR is transmitted on the falling edge of the clock signal. As is clear from the table, the received data is assigned to four pins that are similarly defined as are the TD signal and an RX_CTL signal is defined in a manner similar to the TX_CTL signal. The RXDV and RXERR signals are status signals indicating that the data is either valid or in error. The RXDV signal is applied on the rising edge of the clock signal and the RXERR signal on the falling edge thereof. The CRS signal may be applied on the rising edge of the clock signal and a COL signal on the falling edge thereof for half duplex implementations.
As is clear from the table, it is understood that data and control information is multiplexed by taking advantages of both edges of the reference clock signals and sending the lower four bits on the rising edge and the upper four bits on the falling edge of the clock signal. Control signals are preferably multiplexed into a single clock cycle using the same technique. The manner in which the multiplexing is carried out is generally indicated in the multiplexing and timing diagram shown in
With regard to the signal levels that are use, the RGMII and RTBI signals are based upon 2.5v CMOS interface voltages, although other implementations may be used. With the preferred implementation, the signal levels are as shown in the following Table 2.
It is preferred that the timing for this interface will be such that the clock signal and data are generated simultaneously by the source of the signals and therefore skew between the clock signal and data is critical to proper operation. This provides tighter control of skew.
This present invention can be used to implement the 10/100 Mbps Ethernet Serial Media Independent Interface (SMII) by using TXC, TXD, RXD signals at the 125 MHz rate as specified in the SMII version 1.2 document and the SYNCH bit can be multiplexed upon the TXEN signal. Support for SMII version 2.1 may be implemented by using RXCLK for self-synchronous clocking, but it is optional.
The decision about which mode of operation the interface will use is also a matter of choice. It may be done with hard-wired pins, or through register bits that are controlled by software which is easier to implement in an integrated circuit than fixed delay offsets.
From the foregoing it should be understood that a media independent interface has been shown and described which can implement the BMII and TBI standards described herein and which has a reduced number of input and output pins required to interconnect the MAC and the PHY from a maximum of 28 pins (TBI) to 13 pins in a cost effective and technology independent manner. The RGMII is adapted to map pins to transfer data at the same data rate with control functionality with a minimum number of input and output pins.
While various embodiments of the present invention have been shown and described, it should be understood that other modifications, substitutions and alternatives are apparent to one of ordinary skill in the art. Such modifications, substitutions and alternatives can be made without departing from the spirit and scope of the invention, which should be determined from the appended claims.
Various features of the invention are set forth in the appended claims.
Number | Name | Date | Kind |
---|---|---|---|
5598418 | Lo et al. | Jan 1997 | A |
5953345 | Findlater et al. | Sep 1999 | A |
6044087 | Muller et al. | Mar 2000 | A |
6061362 | Muller et al. | May 2000 | A |
6065073 | Booth | May 2000 | A |
6067585 | Hoang | May 2000 | A |
6108726 | Runaldue et al. | Aug 2000 | A |
6115364 | Talaat et al. | Sep 2000 | A |
6215816 | Gillespie et al. | Apr 2001 | B1 |
6222852 | Gandy | Apr 2001 | B1 |
6345310 | Allison et al. | Feb 2002 | B1 |
6353169 | Juszkiewicz et al. | Mar 2002 | B1 |
6385208 | Findlater et al. | May 2002 | B1 |
6459700 | Hoang | Oct 2002 | B1 |
6507591 | Bray | Jan 2003 | B1 |
6515506 | Lo | Feb 2003 | B1 |
6516352 | Booth et al. | Feb 2003 | B1 |
6529961 | Bray | Mar 2003 | B1 |
6604206 | Chadha et al. | Aug 2003 | B2 |
6631138 | Findlater et al. | Oct 2003 | B1 |
6704296 | Crayford et al. | Mar 2004 | B1 |
6795450 | Mills et al. | Sep 2004 | B1 |
6813651 | Smith et al. | Nov 2004 | B1 |
6816505 | Sutardja et al. | Nov 2004 | B1 |
6826187 | Hey et al. | Nov 2004 | B1 |
6865189 | Senthil et al. | Mar 2005 | B2 |
6868088 | Gibson et al. | Mar 2005 | B2 |
6920132 | Lo | Jul 2005 | B1 |
6975637 | Lenell | Dec 2005 | B1 |
7031333 | Findlater et al. | Apr 2006 | B1 |
20010009553 | Homann | Jul 2001 | A1 |
20010043603 | Yu | Nov 2001 | A1 |
20020061018 | Chien | May 2002 | A1 |
20020069301 | Fan et al. | Jun 2002 | A1 |
20020110144 | Gibson et al. | Aug 2002 | A1 |
20020126684 | Findlater et al. | Sep 2002 | A1 |
20020176357 | Lay | Nov 2002 | A1 |
20020181450 | Sokol et al. | Dec 2002 | A1 |
20020184550 | Chadha et al. | Dec 2002 | A1 |
Number | Date | Country |
---|---|---|
WO 9811695 | Mar 1998 | WO |
Number | Date | Country | |
---|---|---|---|
20030084195 A1 | May 2003 | US |