The present invention relates generally to voltage regulators, and more particularly to a circuit and method to substantially prevent or interrupt reverse current flow into a voltage regulator from an output thereof.
Voltage regulator circuits or voltage regulators are widely used in many applications to provide a nearly constant output voltage at a desired level that is substantially independent of a poorly specified and often fluctuating input voltage and output conditions (i.e., variation in a load current).
One type of voltage regulator is a replica transistor voltage regulator. In a replica transistor voltage regulator a voltage established in a replica leg using a dummy or replicated load and is replicated in an output leg to provide a desired output voltage (Vout). Typically, the output leg is made using larger semiconductor devices capable of carrying higher current demanded by devices or circuits coupled to an output-node of the regulator. Vout from the output-node in the output leg is regulated substantially independent of an output load by forcing the output leg to track voltage in the replica leg as closely as possible.
An example of a conventional replica transistor voltage regulator is shown in
Although the above described circuit is widely used, and has the advantages of a simple architecture that occupies a small area on a silicon die or substrate, it is not wholly satisfactory for a number of reasons. In particular, conventional replica transistor voltage regulators suffer from poor accuracy, typically allowing the output voltage to vary by about 7-10% or more from a desired output voltage, making it unsuitable for use in many circuits.
An alternative voltage regulator architecture further includes a current conveyor coupled between the first leg of the circuit and an output-node in the replica leg. The current conveyor provides feedback between an output voltage (Vout) and an operational amplifier (OPAMP) at the input to the voltage regulator. The OPAMP controls current supplied to the current conveyor based on a comparison between a reference voltage and a feedback voltage. The current conveyor forces Vout to follow the input or source voltage. Although voltage regulators including current conveyors provide regulation with a relatively good accuracy in output voltage, typically varying by as little as 5%, they too suffer from a number of drawbacks or disadvantages including poor headroom of less than about 50 millivolts (mV), and a poor power supply rejection ratio (PSRR), typically of about −5 decibels (dB) or greater. By headroom it is meant a maximum allowable shift in input or source voltage for which the voltage regulator can adjust or compensate in the output voltage Vout. PSRR is a term widely used in the field of electronics to quantify noise coupled from a power supply to a considered node, such as the output-node. More fundamentally, the current conveyor architecture requires a relatively large area on a die or substrate on which it is fabricated, utilizing from about 133K to 150K square microns (μm2), making it unsuitable for use in many integrated circuits (ICs).
Accordingly, there is a need for a voltage regulator that does not suffer from the above shortcomings of conventional designs and methods. In particular, there is a need for a highly accurate voltage regulator that has a good PSRR and no headroom limitations while occupying a small area on the substrate on which it is fabricated.
The present invention provides a solution to these and other problems, and offers further advantages over conventional voltage regulators and methods of operating the same.
In one aspect, the present invention is directed to a voltage regulator for regulating a voltage (Vout) at an output-node of the regulator in response to a comparison between a reference voltage (Vref) and a feedback voltage (Vfbk) from the output-node. In one embodiment, the voltage regulator comprises: (i) an operational amplifier (OPAMP) having a non-inverting input coupled to Vref; (ii) an output source follower coupled to and controlled by an output of the OPAMP, the output source follower including a drain coupled to a voltage source and a source coupled to the output-node of the voltage regulator; (iii) a replica source follower coupled to and controlled by the output of the OPAMP in parallel with the output source follower, the replica source follower including a drain coupled to the voltage source and a source coupled to a circuit ground through a resistor network; and (iv) a feedback circuit extending from the output-node through a feedback resistor to the source of the replica source follower and through at least a first resistor of the resistor network to an inverting input of the OPAMP to couple Vfbk thereto to regulate Vout the output-node in response to a comparison between Vfbk and Vref. Generally, the feedback resistor is a small resistor having a resistance of about 100 Ohms or less.
Preferably, the voltage regulator is a replica transistor voltage regulator comprising a replica leg including the replica source follower and the resistor network, and an output leg comprising the output source follower and further comprising a leaker transistor coupled between the source of the output source follower and circuit ground. More preferably, the leaker transistor comprises a drain coupled to the source of the output source follower and a source coupled to circuit ground. The leaker transistor is controlled by a DC bias voltage to leak current from the output-node to provide a constant minimum current flowing in the output source follower, thereby improving circuit stability and avoid floating nodes.
The voltage regulator of the present invention is capable of providing a Vout that varies by 4.5% or less, a power supply rejection ratio (PSRR) equal to or less than about −20 decibels (dB), and maximum headroom of at least 280 millivolts (mV). In addition, the voltage regulator can be implemented on a substrate utilizing an area of less than about 100K microns (μm2), making it particularly suitable for integrated circuit (IC) applications.
In another embodiment, the voltage regulator comprises a feedback circuit including a feedback transistor coupled between the source of the replica source follower and the output-node. The feedback transistor is controlled by a DC biasing voltage that can be varied to adjust a magnitude of the feedback voltage (Vfbk). In certain preferred embodiments, the feedback transistor is connected as a source follower having a source coupled to the source of the replica source follower and a drain coupled to the source of the output source follower. More preferably, the feedback transistor further comprises a bulk terminal coupled to the source thereof to improve the stability of the feedback circuit.
In another aspect the invention is directed to a method of operating a replica transistor voltage regulator to improve accuracy, while providing a good power supply rejection ratio (PSRR) and substantially no headroom limitations. In one embodiment, the method includes the step of coupling a feedback voltage (Vfbk) from the output-node to an inverting input of an OPAMP through a feedback resistor coupled between the output-node and a source of a replica source follower. In an alternative embodiment the feedback circuit comprises a feedback transistor coupled between the output-node and the source of the replica source follower, and the method includes the further step of controlling a biasing voltage to the feedback transistor to adjust a magnitude of Vfbk.
These and various other features and advantages of the present invention will be apparent upon reading of the following detailed description in conjunction with the accompanying drawings and the appended claims provided below, where:
The present invention is directed to a replica transistor voltage regulator having a feedback loop between sources of an output source follower and a replica source follower.
The voltage regulator and method of the present invention are particularly useful in battery operated devices, such as a wireless computer mouse and other like devices, which include integrated voltage regulators fabricated on a common semiconductor die or substrate with integrated circuits (ICs) of the devices.
In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be evident, however, to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known structures, and techniques are not shown in detail or are shown in block diagram form in order to avoid unnecessarily obscuring an understanding of this description.
Reference in the description to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. The appearances of the phrase “in one embodiment” in various places in the specification do not necessarily all refer to the same embodiment. The term “to couple” as used herein may include both to directly connect and to indirectly connect through one or more intervening components.
Briefly, the voltage regulator circuit or voltage regulator of the present invention includes a feedback circuit between a source of an output source follower in an output leg and a source of a replica source follower in a replica leg. The voltage regulator provides exceptional accuracy and a good power supply rejection ratio (PSRR), while substantially eliminating headroom issues and reducing the size of the voltage regulator on a semiconductor die or substrate as compared to conventional voltage regulators having current conveyor architectures.
The voltage regulator and methods for operating the same according to various embodiments of the present invention will now be described in detail with reference to
Referring to
Generally, the second MOS transistor or output source follower 214 is scaled to be n times as large as the first MOS transistor or replica source follower 208. That is a ratio of a power or current carrying capacity of the output source follower 214 to the replica source follower 208 can be n:1 where n is greater than 1, thereby enabling the output source follower to provide a desired current for the output leg 208 as well as a load device (not shown) coupled to the output-node 216.
Preferably, as in the embodiment shown, the output leg 206 further includes a leaker transistor 218 coupled between the source of the output source follower 214 and circuit ground 212. More preferably, the leaker transistor 218 comprises a drain coupled to the source of the output source follower 214 and a source coupled to circuit ground 212, and is controlled by a DC bias voltage (bias) to provide a constant minimum current flowing in the output source follower, thereby improving circuit stability and avoid floating nodes. More preferably, as in the embodiment shown, one or more of the MOS transistors of the replica source follower 208, output source follower 214 and leaker transistor 218 further include a bulk terminal coupled to the source to improve the stability of the voltage regulator 200.
In accordance with a first embodiment of the present invention, the voltage regulator 200 further includes a feedback loop or circuit extending from the output-node 216 through a feedback resistor (Rfbk 220) to the source of the replica source follower 208 and through the first resistor (R1) of the resistor network 210 to the inverting input of the OPAMP 202. The feedback circuit couples a feedback voltage (Vfbk) to the inverting input of the OPAMP 202 to control the output source follower 214 in response to a comparison between Vfbk and Vref, thereby regulating the voltage (Vout) at the output-node 216. It will be appreciated using resistor feedback from the output-node 212 of the voltage regulator 200 to the input, i.e., the inverted input of the OPAMP 202, provides a more accurate regulation than can be achieved in a conventional replica transistor voltage regulator using only feedback from a replica leg. It will further be appreciated that the feedback results in a larger magnitude of Vrep, which will cause the OPAMP 202 output voltage (Vgate) to decrease sufficiently to ensure that transistors 208 and 214 are saturated, thereby improving the power supply rejection ratio (PSRR) of the voltage regulator 200.
The value of resistance selected for the feedback resistor 220 will depend on a number of factors including, a desired accuracy of regulation and a desired stability of the voltage regulator. The smaller the feedback resistor 220, the larger the magnitude of the feedback (Vfbk) and the more accurate the voltage regulation achieved. However, the larger Vfbk the less stable the voltage regulator will be, and therefore there is a tradeoff between regulator accuracy and stability. Preferably, the feedback resistor 220 is a small resistor having a resistance of about 100 Ohms or less, and more preferably having a resistance in the tens of Ohms or less.
The value of resistance selected for the resistor network 210 and a ratio of the resistance of resistor (R1) to a resistance of other resistors in the resistor network but not in a feedback path, represented in this figure by resistor (R2), will depend on a number of factors including, a desired amount or magnitude of feedback, the resistance of the feedback resistor 220, and a desired current flow through the replica leg 204. Generally, the resistor network 210 can include a total resistance on the order of several tens of Ohms to several hundreds of Ohms, and ratio of resistance of R1 to R2 of from about 0, that is no resistor R1, to about 1:10.
In another embodiment, shown in
Although shown and described above as including n-channel MOSFET as the replica and output transistors, it will be appreciated that the voltage regulator of the present can also be implemented using, for example, bipolar NPN transistors in a common collector configuration.
Advantages of the circuit of the present invention over previous or conventional approaches include: (i) high accuracy having an output voltage that varies by about 4.2% or less; (ii) a good PSRR of about −20 dB or less; (iii) substantially no headroom limitations having a margin of 280 millivolts (mV) or more; and (iv) a small silicon area on the substrate on which it is fabricated utilizing less than about 100K μm2 or at least 30% less than existing architectures.
The foregoing description of specific embodiments and examples of the invention have been presented for the purpose of illustration and description, and although the invention has been described and illustrated by certain of the preceding examples, it is not to be construed as being limited thereby. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and many modifications, improvements and variations within the scope of the invention are possible in light of the above teaching. It is intended that the scope of the invention encompass the generic area as herein disclosed, and by the claims appended hereto and their equivalents. The scope of the present invention is defined by the claims, which includes known equivalents and unforeseeable equivalents at the time of filing of this application.
The present application claims the benefit of priority under 35 U.S.C. 119(e) to U.S. Provisional Patent Application Ser. No. 60/931,216 entitled “A Replica Transistor Voltage Regulator Architecture,” filed May 22, 2007, which application is hereby incorporated by reference in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
4851759 | Blauschild | Jul 1989 | A |
4884161 | Atherton et al. | Nov 1989 | A |
4893030 | Shearer et al. | Jan 1990 | A |
5637992 | Edwards | Jun 1997 | A |
5661395 | Johnson et al. | Aug 1997 | A |
6157176 | Pulvirenti et al. | Dec 2000 | A |
6157178 | Montanari | Dec 2000 | A |
6222353 | Pattamatta et al. | Apr 2001 | B1 |
6232757 | Afghahi et al. | May 2001 | B1 |
6249177 | Savage et al. | Jun 2001 | B1 |
6373231 | Lacey et al. | Apr 2002 | B1 |
6424131 | Yamamoto et al. | Jul 2002 | B1 |
6441593 | Saripella | Aug 2002 | B1 |
6501256 | Jaussi et al. | Dec 2002 | B1 |
6522111 | Zadeh et al. | Feb 2003 | B2 |
6566851 | Schuelke et al. | May 2003 | B1 |
6601936 | McDonald | Aug 2003 | B2 |
6661214 | Hann et al. | Dec 2003 | B1 |
6879142 | Chen | Apr 2005 | B2 |
7002401 | Khalid | Feb 2006 | B2 |
7009374 | Neaves | Mar 2006 | B2 |
7026802 | Gradinariu | Apr 2006 | B2 |
7106042 | Jackson | Sep 2006 | B1 |
7319314 | Maheshwari et al. | Jan 2008 | B1 |
Number | Date | Country | |
---|---|---|---|
60931216 | May 2007 | US |