This application claims a priority of the Chinese patent application No. 202010498903.2 filed on Jun. 4, 2020, which is incorporated herein by reference in its entirety.
The present disclosure relates to the field of display technology, in particular to a resetting control signal generation circuitry, a resetting control signal generation method, a resetting control signal generation module and a display device.
A PCV mode is adopted to prolong a service life of an Organic Light-Emitting Diode (OLED) device. In the PCV mode, a low voltage is applied to reset an anode of an OLED, the voltage is maintained for a period of time through a resetting control switch, the resetting control switch is turned on when a light-emission control transistor is turned off, and the resetting control switch is turned off when the light-emission control transistor is turned on. However, in the related art, a pulse time for controlling the resetting control switch to be turned on is too short to maintain the voltage for resetting the anode.
An object of the present disclosure is to provide a resetting control signal generation circuitry, a resetting control signal generation method, a resetting control signal generation module and a display device, so as to solve the problem in the related art where the pulse time for controlling the resetting control switch to be turned on is too short to maintain the voltage for resetting the anode.
In one aspect, the present disclosure provides in some embodiments a resetting control signal generation circuitry, including a resetting control signal output end, a first node control circuitry, a second node control circuitry, a first output circuitry and a second output circuitry. The first node control circuitry is configured to control a potential at a first node and maintain the potential at the first node; the second node control circuitry is configured to control a potential at a second node and maintain the potential at the second node; the first output circuitry is electrically coupled to the first node, the resetting control signal output end and a first voltage end, and configured to enable the resetting control signal output end to be electrically coupled to or electrically decoupled from the first voltage end under the control of the potential at the first node; the second output circuitry is electrically coupled to the second node, the resetting control signal output end and a second voltage end, and configured to enable the resetting control signal output end to be electrically coupled to or electrically decoupled from the second voltage end under the control of the potential at the second node, and the first output circuitry includes a first output transistor and an output capacitor; a control electrode of the first output transistor is electrically coupled to the first node, a first electrode of the first output transistor is electrically coupled to the first voltage end, and a second electrode of the first output transistor is electrically coupled to the resetting control signal output end; a first end of the output capacitor is electrically coupled to the first node, and a second end of the output capacitor is electrically coupled to the first voltage end; the second output circuitry includes a second output transistor, a control electrode of the second output transistor is electrically coupled to the second node, a first electrode of the second output transistor is electrically coupled to the resetting control signal output end, and a second electrode of the second output transistor is electrically coupled to the second voltage end; and the first voltage end is a low voltage end, and the second voltage end is a high voltage end.
In a possible embodiment of the present disclosure, the first node control circuitry is electrically coupled to a first clock signal end, a second clock signal end, the first node, the second node, a third node, the first voltage end and the second voltage end, and configured to control a potential at the third node in accordance with a first voltage signal and a first clock signal under the control of the first clock signal and the potential at the second node, control the potential at the first node in accordance with a second voltage signal under the control of the potential at the third node, a second clock signal and the potential at the second node, and maintain the potential at the first node. The first voltage end is configured to provide the first voltage signal, the second voltage end is configured to provide the second voltage signal. The second node control circuitry is electrically coupled to the third node, the first clock signal end, an initial voltage end, the second clock signal end, the second node and the second voltage end, and configured to control the potential at the second node in accordance with the second clock signal, an initial voltage signal and the second voltage signal under the control of the first clock signal, the second clock signal, and the potential at the third node. The initial voltage end is configured to provide the initial voltage signal.
In a possible embodiment of the present disclosure, the first node control circuitry includes a third node control sub-circuitry, a fourth node control sub-circuitry, and a first node control sub-circuitry. The third node control sub-circuitry is electrically coupled to the first clock signal end, the first voltage end, the second node, and the third node, and configured to write the first voltage signal into the third node under the control of the first clock signal and write the first clock signal into the third node under the control of the potential at the second node; the fourth node control sub-circuitry is electrically coupled to the third node, the fourth node and the second clock signal end, and configured to write the second clock signal into the fourth node under the control of the potential at the third node and control a potential at the fourth node in accordance with the potential at the third node; and the first node control sub-circuitry is electrically coupled to the fourth node, the second clock signal end and the first node, and configured to enable the fourth node to be electrically coupled to or electrically decoupled from and the first node under the control of the second clock signal and maintain the potential at the first node.
In a possible embodiment of the present disclosure, the third node control sub-circuitry includes a first control transistor and a second control transistor. A control electrode of the first control transistor is electrically coupled to the first clock signal end, a first electrode of the first control transistor is electrically coupled to the first voltage end, and a second electrode of the first control transistor is electrically coupled to the third node; and a control electrode of the second control transistor is electrically coupled to the second node, a first electrode of the second control transistor is electrically coupled to the third node, and a second electrode of the second control transistor is electrically coupled to the first clock signal end.
In a possible embodiment of the present disclosure, the fourth node control sub-circuitry includes a third control transistor and a first capacitor; a control electrode of the third control transistor is electrically coupled to the third node, a first electrode of the third control transistor is electrically coupled to the second clock signal end, and a second electrode of the third control transistor is electrically coupled to the fourth node; and a first end of the first capacitor is electrically coupled to the third node, and a second end of the first capacitor is electrically coupled to the fourth node.
In a possible embodiment of the present disclosure, the first node control sub-circuitry includes a fourth control transistor and a fifth control transistor. A control electrode of the fourth control transistor is electrically coupled to the second clock signal end, a first electrode of the fourth control transistor is electrically coupled to the fourth node, and a second electrode of the fourth control transistor is electrically coupled to the first node; and a control electrode of the fifth control transistor is electrically coupled to a second node, a first electrode of the fifth control transistor is electrically coupled to the first node, and a second electrode of the fifth control transistor is electrically coupled to the second voltage end.
In a possible embodiment of the present disclosure, the second node control circuitry includes a sixth control transistor, a seventh control transistor, an eighth control transistor and a third capacitor. A control electrode of the sixth control transistor is electrically coupled to the first clock signal end, a first electrode of the sixth control transistor is electrically coupled to the initial voltage end, and a second electrode of the sixth control transistor is electrically coupled to the second node; a control electrode of the seventh control transistor is electrically coupled to the third node, and a first electrode of the seventh control transistor is electrically coupled to the second voltage end; a control electrode of the eighth control transistor is electrically coupled to the second clock signal end, a first electrode of the eighth control transistor is electrically coupled to a second electrode of the seventh control transistor, and a second electrode of the eighth control transistor is electrically coupled to the second node; and a first end of the third capacitor is electrically coupled to the second node, and a second end of the third capacitor is electrically coupled to the second clock signal end.
In another aspect, the present disclosure provides in some embodiments a resetting control signal generation method for the above-mentioned resetting control signal generation circuitry, including: controlling, by the first node control circuitry, the potential at the first node and maintaining the potential at the first node; controlling, by the second node control circuitry, the potential at the second node and maintaining the potential at the second node; enabling, by the first output circuitry, the resetting control signal output end to be electrically coupled to or electrically decoupled from the first voltage end under the control of the potential at the first node; and enabling, by the second output circuitry, the resetting control signal output end to be electrically coupled to or electrically decoupled from the second voltage end under the control of the potential at the second node.
In yet another aspect, the present disclosure provides in some embodiments a resetting control signal generation module, including a plurality of levels of the above-mentioned resetting control signal generation circuitries.
In still yet another aspect, the present disclosure provides in some embodiments a display device, includes the above-mentioned resetting control signal generation module.
In a possible embodiment of the present disclosure, the display device further includes a light-emission control signal generation module and a plurality of pixel circuitries arranged in rows and columns. Each pixel circuitry is electrically coupled to a light-emission control line and a first resetting control line, and the light-emission control signal generation module is configured to provide a light-emission control signal to the pixel circuitry, the resetting control signal generation module is configured to provide a first resetting control signal to the pixel circuitry, and the first resetting control signal is in inverse phase with the light-emission control signal.
In a possible embodiment of the present disclosure, the pixel circuitry includes a driving circuitry, a light-emission control circuitry, a first resetting circuitry, a second resetting circuitry, a data writing circuitry, an energy storage circuitry, a compensation circuitry and a light-emitting element. The light-emission control circuitry is electrically coupled to the light-emission control line, a third voltage end, a first end of the driving circuitry, a second end of the driving circuitry and a first electrode of the light-emitting element, and configured to enable the third voltage end to be electrically coupled to the first end of the driving circuitry and enable the second end of the driving circuitry to be electrically coupled to the first electrode of the light-emitting element under the control of the light-emission control signal from the light-emission control line; the first resetting circuitry is electrically coupled to the first resetting control line, the first electrode of the light-emitting element and a first initial voltage end, and configured to write a first initial voltage into the first electrode of the light-emitting element under the control of the first resetting control signal provided by the first resetting control line, and the first initial voltage end is configured to provide the first initial voltage; the second resetting circuitry is electrically coupled to a second resetting control line, a control end of the driving circuitry and a second initial voltage end, and configured to write a second initial voltage into the control end of the driving circuitry under the control of a second resetting control signal from the second resetting control line, and the second initial voltage end is configured to provide the second initial voltage; the data writing circuitry is configured to write a data voltage into the first end of the driving circuitry under the control of a gate driving signal; the compensation circuitry is configured to enable the control end of the driving circuitry to be electrically coupled to or electrically decoupled from the second end of the driving circuitry under the control of the gate driving signal; the driving circuitry is configured to generate a driving current in accordance with a potential at the control end of the driving circuitry; and the energy storage circuitry is configured to maintain the potential at the control end of the driving circuitry.
In order to make the objects, the technical solutions and the advantages of the present disclosure more apparent, the present disclosure will be described hereinafter in a clear and complete manner in conjunction with the drawings and embodiments. Obviously, the following embodiments merely relate to a part of, rather than all of, the embodiments of the present disclosure, and based on these embodiments, a person skilled in the art may, without any creative effort, obtain the other embodiments, which also fall within the scope of the present disclosure.
All transistors adopted in the embodiments of the present disclosure may be triodes, thin film transistors (TFT), field effect transistors (FETs) or any other elements having an identical characteristic. In order to differentiate two electrodes other than a control electrode from each other, one of the two electrodes is called as first electrode and the other is called as second electrode.
In actual use, when the transistor is a triode, the control electrode may be a base, the first electrode may be a collector and the second electrode may be an emitter, or the control electrode may be a base, the first electrode may be an emitter and the second electrode may be a collector.
In actual use, when the transistor is a TFT or FET, the control electrode may be a gate electrode, the first electrode may be a drain electrode and the second electrode may be a source electrode, or the control electrode may be a gate electrode, the first electrode may be a source electrode and the second electrode may be a drain electrode.
As shown in
In the embodiments of the present disclosure, as shown in
In the embodiments of the present disclosure, the resetting control signal generation circuitry generates a resetting control signal in inverse phase with a light-emission control signal.
In the embodiments of the present disclosure, a first voltage is, but not limited to, a low voltage, and a second voltage is, but not limited to, a high voltage.
In the embodiments of the present disclosure, as shown in
In the embodiments of the present disclosure, the resetting control signal generation circuitry is applied to a pixel circuitry. As shown in
As shown in
In the embodiments of the present disclosure, the resetting control signal generated by the resetting control signal generation circuitry is a first resetting control signal applied to the first resetting control line R01.
In the embodiments of the present disclosure, as shown in
In the embodiments of the present disclosure, as shown in
During the implementation, the first node control circuitry is electrically coupled to a first clock signal end, a second clock signal end, the first node, the second node, a third node, the first voltage end and the second voltage end, and configured to control a potential at the third node in accordance with a first voltage signal and a first clock signal under the control of the first clock signal and the potential at the second node, control the potential at the first node in accordance with a second voltage signal under the control of the potential at the third node, a second clock signal and the potential at the second node, and maintain the potential at the first node. The first voltage end is configured to provide the first voltage signal, the second voltage end is configured to provide the second voltage signal. The second node control circuitry is electrically coupled to the third node, the first clock signal end, an initial voltage end, the second clock signal end, the second node and the second voltage end, and configured to control the potential at the second node in accordance with the second clock signal, an initial voltage signal and the second voltage signal under the control of the first clock signal, the second clock signal, and the potential at the third node. The initial voltage end is configured to provide the initial voltage signal.
As shown in
In the embodiments of the present disclosure, as shown in
In the embodiments of the present disclosure, the first node control circuitry includes a third node control sub-circuitry, a fourth node control sub-circuitry, and a first node control sub-circuitry. The third node control sub-circuitry is electrically coupled to the first clock signal end, the first voltage end, the second node, and the third node, and configured to write the first voltage signal into the third node under the control of the first clock signal and write the first clock signal into the third node under the control of the potential at the second node. The fourth node control sub-circuitry is electrically coupled to the third node, the fourth node and the second clock signal end, and configured to write the second clock signal into the fourth node under the control of the potential at the third node and control a potential at the fourth node in accordance with the potential at the third node. The first node control sub-circuitry is electrically coupled to the fourth node, the second clock signal end and the first node, and configured to enable the fourth node to be electrically coupled to or electrically decoupled from and the first node under the control of the second clock signal, and maintain the potential at the first node.
During the implementation, the first node control circuitry includes the third node control sub-circuitry, the fourth node control sub-circuitry, and the first node control sub-circuitry. The third node control sub-circuitry controls the potential at the third node, the fourth node control sub-circuitry controls the potential at the fourth node under the control of the potential at the third node, and the first node control sub-circuitry controls the potential at the first node in accordance with the potential at the fourth node and maintains the potential at the first node.
As shown in
In the embodiments of the present disclosure, as shown in
In a possible embodiment of the present disclosure, the third node control sub-circuitry includes a first control transistor and a second control transistor. A control electrode of the first control transistor is electrically coupled to the first clock signal end, a first electrode of the first control transistor is electrically coupled to the first voltage end, and a second electrode of the first control transistor is electrically coupled to the third node. A control electrode of the second control transistor is electrically coupled to the second node, a first electrode of the second control transistor is electrically coupled to the third node, and a second electrode of the second control transistor is electrically coupled to the first clock signal end.
In a possible embodiment of the present disclosure, the fourth node control sub-circuitry includes a third control transistor and a first capacitor. A control electrode of the third control transistor is electrically coupled to the third node, a first electrode of the third control transistor is electrically coupled to the second clock signal end, and a second electrode of the third control transistor is electrically coupled to the fourth node. A first end of the first capacitor is electrically coupled to the third node, and a second end of the first capacitor is electrically coupled to the fourth node.
In a possible embodiment of the present disclosure, the first node control sub-circuitry includes a fourth control transistor and a fifth control transistor. A control electrode of the fourth control transistor is electrically coupled to the second clock signal end, a first electrode of the fourth control transistor is electrically coupled to the fourth node, and a second electrode of the fourth control transistor is electrically coupled to the first node. A control electrode of the fifth control transistor is electrically coupled to a second node, a first electrode of the fifth control transistor is electrically coupled to the first node, and a second electrode of the fifth control transistor is electrically coupled to the second voltage end.
In a possible embodiment of the present disclosure, the second node control circuitry includes a sixth control transistor, a seventh control transistor, an eighth control transistor and a third capacitor. A control electrode of the sixth control transistor is electrically coupled to the first clock signal end, a first electrode of the sixth control transistor is electrically coupled to the initial voltage end, and a second electrode of the sixth control transistor is electrically coupled to the second node. A control electrode of the seventh control transistor is electrically coupled to the third node, and a first electrode of the seventh control transistor is electrically coupled to the second voltage end. A control electrode of the eighth control transistor is electrically coupled to the second clock signal end, a first electrode of the eighth control transistor is electrically coupled to a second electrode of the seventh control transistor, and a second electrode of the eighth control transistor is electrically coupled to the second node. A first end of the third capacitor is electrically coupled to the second node, and a second end of the third capacitor is electrically coupled to the second clock signal end.
As shown in
The third node control sub-circuitry 111 includes a first control transistor M5 and a second control transistor M3. A gate electrode of the first control transistor M5 is electrically coupled to the first clock signal end, a source electrode of the first control transistor M5 is electrically coupled to the low voltage end, a drain electrode of the first control transistor M5 is electrically coupled to the third node, and the first clock signal end is configured to provide the first clock signal CK, and the low voltage end is configured to provide the low voltage VGL. A gate electrode of the second control transistor M3 is electrically coupled to the second node P2, a source electrode of the second control transistor M3 is electrically coupled to the third node P3, and a drain electrode of the second control transistor M3 is electrically coupled to the first clock signal end.
The fourth node control sub-circuitry 112 includes a third control transistor M6 and a first capacitor C1. A gate electrode of the third control transistor M6 is electrically coupled to the third node P3, a source electrode of the third control transistor M6 is electrically coupled to the second clock signal end, a drain electrode of the third control transistor M6 is electrically coupled to the fourth node P4, and the second clock signal end is configured to provide the second clock signal CB. A first end of the first capacitor C1 is electrically coupled to the third node P3, and a second end of the first capacitor C1 is electrically coupled to the fourth node P4.
The first node control sub-circuitry 113 includes a fourth control transistor M7 and a fifth control transistor M8. A gate electrode of the fourth control transistor M7 is electrically coupled to the second clock signal end, a source electrode of the fourth control transistor M7 is electrically coupled to the fourth node P4, and a drain electrode of the fourth control transistor M7 is electrically coupled to the first node P1. A gate electrode of the fifth control transistor M8 is electrically coupled to the second node P2, a source electrode of the fifth control transistor M8 is electrically coupled to the first node P1, a drain electrode of the fifth control transistor M8 is electrically coupled to the high voltage end, and the high voltage end is configured to provide a high voltage VGH.
The second node control circuitry 12 includes a sixth control transistor M4, a seventh control transistor Ml, an eighth control transistor M2, and a third capacitor C3. A gate electrode of the sixth control transistor M4 is electrically coupled to the first clock signal end, a source electrode of the sixth control transistor M4 is electrically coupled to the initial voltage end S 1, and a drain electrode of the sixth control transistor M4 is electrically coupled to the second node P2. A gate electrode of the seventh control transistor M1 is electrically coupled to the third node P3, and a source electrode of the seventh control transistor M1 is electrically coupled to the high voltage end. A gate electrode of the eighth control transistor M2 is electrically coupled to the second clock signal end, a source electrode of the eighth control transistor M2 is electrically coupled to a drain electrode of the seventh control transistor M1, and a drain electrode of the eighth control transistor M2 is electrically coupled to the second node P2. A first end of the third capacitor C3 is electrically coupled to the second node P2, and a second end of the third capacitor C2 is electrically coupled to a second clock signal end.
In the embodiments of the present disclosure, the first voltage end is the low voltage end, and the second voltage end is the high voltage end.
In the embodiments of the present disclosure, as shown in
As shown in
At a second phase t2, CK is a high voltage, CB is a low voltage, and S1 provides a high voltage, so M5 is turned off, and M4 is turned off. The potential at P3 is maintained as a low voltage, so M1 and M2 are both turned on. The potential at P2 is a high voltage, so M6 is turned on. The potential at P4 is a low voltage, so M7 is turned on. The potential at P1 is a low voltage, so M9 is turned on and M10 is turned off. At this time, R1 outputs a low voltage.
At a third phase t3, CK is a low voltage, CB is a high voltage, and S1 provides a high voltage, so M4 and M5 are both turned on. The potential at P3 is a low voltage, and the potential at P2 is a high voltage, so M3 is turned off, and M6 is turned on. The potential at P4 is a high voltage, so M7 is turned off. The potential at P1 is maintained as a low voltage, so M9 is turned on and M10 is turned off. At this time, R1 outputs a low voltage.
At a fourth phase t4, CK is a high voltage, CB is a low voltage, and S1 provides a low voltage, so M4 and M5 are both turned off. The potential at P3 is maintained as a low voltage, so M1 and M2 are both turned on. The potential at P2 is a high voltage, so M6 is turned on. The potential at P4 is a low voltage, so M7 is turned on. The potential at P1 is a low voltage, so M9 is turned on, and M10 is turned off. At this time, R1 outputs a low voltage.
At a fifth phase t5, CK is a low voltage, CB is a high voltage, and S1 provides a low voltage, so M4 and M5 are both turned on. The potential at P3 is a low voltage, so M6 is turned on. The potential at P4 is a high voltage, and the potential at P2 is a low voltage, so M8 is turned on. The potential at P1 is a high voltage, so M9 is turned off, and M10 is fully turned on. At this time, R1 outputs a high voltage.
At a sixth phase t6, CK is a high voltage, CB is a low voltage, and S1 provides a low voltage, so M4 and M5 are both turned off, and M3 is turned on. The potential at P3 is a high voltage, so M1 and M6 are both turned off. The potential at P4 is a high voltage, so M7 is turned on. The potential at P1 is a high voltage, so M8 is turned on. The potential at P2 is a low voltage, so M10 is turned on, and M9 is turned off. At this time, R1 outputs a high voltage.
The present disclosure further provides in some embodiments a resetting control signal generation method for the above-mentioned resetting control signal generation circuitry, including: controlling, by the first node control circuitry, the potential at the first node and maintaining the potential at the first node; controlling, by the second node control circuitry, the potential at the second node and maintaining the potential at the second node; enabling, by the first output circuitry, the resetting control signal output end to be electrically coupled to or electrically decoupled from the first voltage end under the control of the potential at the first node; and enabling, by the second output circuitry, the resetting control signal output end to be electrically coupled to or electrically decoupled from the second voltage end under the control of the potential at the second node.
The present disclosure further provides in some embodiments a resetting control signal generation module, including a plurality of levels of the above-mentioned resetting control signal generation circuitry.
The present disclosure further provides in some embodiments a display device, includes the above-mentioned resetting control signal generation module.
In the embodiments of the present disclosure, the display device further includes a light-emission control signal generation module and a plurality of pixel circuitries arranged in rows and columns. Each pixel circuitry is electrically coupled to a light-emission control line and a first resetting control line, and the light-emission control signal generation module is configured to provide a light-emission control signal to the pixel circuitry, the resetting control signal generation module is configured to provide a first resetting control signal to the pixel circuitry, and the first resetting control signal is in inverse phase with the light-emission control signal.
During the implementation, the display device further includes the light-emission control signal generation module and the plurality of pixel circuitries arranged in rows and columns. The light-emission control signal generation module is configured to provide the light-emission control signal to the pixel circuitry, the resetting control signal generation module is configured to provide the first resetting control signal to the pixel circuitry, and the first resetting control signal is in inverse phase with the light-emission control signal.
As shown in
As shown in
The light-emission control circuitry 91 is electrically coupled to the light-emission control line E1, a third voltage end V3, a first end of the driving circuitry 90, a second end of the driving circuitry 90 and a first electrode of the light-emitting element L1, and configured to enable the third voltage end V3 to be electrically coupled to the first end of the driving circuitry 90 under the control of the light-emission control signal provided by the light-emission control line E1 and enable the second end of the driving circuitry 90 to be electrically coupled to the first electrode of the light-emitting element L1.
The first resetting circuitry 92 is electrically coupled to the first resetting control line R01, the first electrode of the light-emitting element L1 and a first initial voltage end, and configured to write a first initial voltage V01 into the first electrode of the light-emitting element L1 under the control of the first resetting control signal from the first resetting control line, and the first initial voltage end is configured to provide the first initial voltage V01.
The second resetting circuitry 93 is electrically coupled to a second resetting control line R02, a control end of the driving circuitry 90 and a second initial voltage end, and configured to write a second initial voltage V02 into the control end of the driving circuitry 90 under the control of a second resetting control signal from the second resetting control line R02, and the second initial voltage end V02 is configured to provide the second initial voltage.
The data writing circuitry 94 is electrically coupled to the gate line G1, the data line D1, and the first end of the driving circuitry 90, and configured to write a data voltage on the data line D1 into the first end of the driving circuitry 90 under the control of a gate driving signal from the gate line G1.
The compensation circuitry 96 is electrically coupled to the gate line G1, the control end of the driving circuitry 90, and the second end of the driving circuitry 90, and is configured to enable the control end of the driving circuitry to be electrically coupled to or electrically decoupled from the second end of the driving circuitry under the control of the gate driving signal.
The driving circuitry 90 is configured to generate a driving current in accordance with a potential at the control end of the driving circuitry.
The energy storage circuitry 95 is electrically coupled to the control end of the driving circuitry 90, and configured to maintain the potential at the control end of the driving circuitry 90.
In the embodiments of the present disclosure, the first initial voltage V01 is an anode resetting voltage, and the second initial voltage V02 is a resetting voltage.
As shown in
In the embodiments of the present disclosure, as shown in
In the embodiments of the present disclosure, as shown in
As shown in
The display device may be any product or member having a display function, such as a mobile phone, a tablet computer, a television, a monitor, a laptop computer, a digital photo frame, or a navigator.
The above embodiments are for illustrative purposes only, it should be appreciated that, a person skilled in the art may make further modifications and improvements without departing from the spirit of the present disclosure, and these modifications and improvements shall also fall within the scope of the present disclosure.
Number | Date | Country | Kind |
---|---|---|---|
202010498903.2 | Jun 2020 | CN | national |
Filing Document | Filing Date | Country | Kind |
---|---|---|---|
PCT/CN2021/094233 | 5/18/2021 | WO |