Glass, Christopher J. et al., “The Turn Model for Adaptive Routing,” Proceedings of the 19th International Symposium on Computer Architecture, May 1992, pp. 278-287. |
R. Rettberg et al., “Development of a Voice Funnel System: Design Report,” Report No. 4098, Aug. 1979, 149 pages. |
Dally, William, “Network and Processor Architecture for Message-Driven Computers,” Chapter 3, VLSI and Parallel Computation, Edited by Robert Suaya et al., 1990, pp. 140-222. |
Dally, William, “Virtual-Channel Flow Control,” IEEE Transactions on Parallel and Distributed Systems, Mar. 1992, pp. 194-205. |
Dally, William et al., “The Torus Routing Chip,” Distributed Computing, (1996) 1: pp. 187-196. |
Jesshope, Chris, “The MP1 Chip and its Application” Department of Electronic and Electrical Engineering, University of Surrey, Guildford, Surrey, GU2 5XH, UK pp. 47-54. |
Kessler, R.E., et al., “CRAY T3D: A New Dimension for Cray Research,” IEEE, 1993, pp. 176-182. |
Dally, William, et al., “Deadlock-Free Message Routing in Multiprocessor Interconnection Networks,” IEEE Transactions on Computers, vol. C-36, No. 5, May 1987 pp. 547-553. |
Jesshope, Chris, et al., “The MP1 Network Chip,” IEEE, 1992 pp. 338-348. |
Dally, William J. et al., “The Reliable Router: A Reliable and High-Performance Communication Substrate for Parallel Computers,” Proceedings of Parallel Computer Routing and Communication Workshop, Seattle, WA, May, 1994, pp 241-255. |
Dally, William J. et al., “Architecture and Implementation of the Reliable Router,” Proceedings of Hot Interconnects II, Stanford, CA, Aug. 11-13, 1994, pp 122-133. |
Nuth Peter et al., “The J-Machine Network” Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors, Cambridge, MA, Oct. 1992, pp. 420-423. |
Dennison, Larry R., “The Reliable Router: An Architecture for Fault Tolerant Interconnect”, Ph.D. Thesis, MIT, Cambridge, MA, Jun. 1996, pp. 1-444. |
Parulkar G., et al., “AITPM: A strategy for Integrating IP with ATM,” Computer Communications Review, vol. 25, No. 4, Oct. 1, 1995, pp. 49-58. |
Robertazzi T., et al., “Deflection Strategies for the Manhattan Street Network,” Communications—Rising to the Heights, Denver, Jun. 23-26, 1991, vol. 3, Oct. 23, 1991, pp. 1652-1658, IEEE. |
Yang, C.S., et al., “Fault Tolerant Wormhole Routing In Hypercube Multicomputers,” Microprocessing and Microprogramming, vol. 35, No. 1/5, Sep. 1, 1992, pp. 667-672. |
Stunkel, C.B., et al., “The SP2 High-Performance Switch,” IBM Systems Journal, vol. 34, No. 2, 1995, pp. 184-204. |