Claims
- 1. A sample and hold circuit comprising:
- a first sample and hold circuit for receiving an input voltage, said first sample and hold circuit comprising:
- a plurality of sampling circuits, each of said sampling circuits including a first switch for selectively supplying said input voltage to a corresponding one of said sampling circuits, a first inverter having an input and an output, a first capacitance connected between said input of said first inverter and said first switch, a first feedback capacitance connecting said output of said first inverter to said input of said first inverter, and a second switch, for selectively connecting said output of said first inverter to an output node, said output node connecting outputs from all sample circuits, and
- an output circuit including a second inverter having an input and an output, an output capacitance connected between said output node and said second inverter input, and a second feedback capacitance connecting said output of said second inverter to said input of said second inverter;
- a plurality of second sample and hold circuits connected in series, a first one of said second sample and hold circuits being connected in parallel with said first sample and hold circuit to said input voltage, each second sample and hold circuit comprising a third switch, a third capacitance, a third inverter, a fourth switch, a fourth capacitance and a fourth inverter connected in series, each second sample and hold circuit further comprising a third feedback capacitance for connecting an output to an input of said third inverter and a fourth feedback capacitance for connecting an output to an input of said third inverter; and
- a plurality of third sample and hold circuits connected in series, a first one of said third sample and hold circuits being connected to an output of said first sample and hold circuit, each third sample and hold circuit comprising a fifth switch, a fifth capacitance, a fifth inverter, a sixth switch, a sixth capacitance and a sixth inverter connected in series, each third sample and hold circuit further comprising a fifth feedback capacitance for connecting said output to said input of said fifth inverter and a sixth feedback capacitance for connecting said output to said input of said sixth inverter.
- 2. The sample and hold circuit of claim 1, further comprising a plurality of first grounding capacitances, each of said first grounding capacitances being connected between an input terminal of one of said third capacitances and ground, and between an input terminal of one of said fifth capacitances and said ground, respectively.
- 3. The sample and hold circuit of claim 2, further comprising a plurality of second grounding capacitances, each connected between an input terminal of one of said fourth capacitances and said ground, and between an input terminal of one of said sixth capacitance and said ground, respectively.
Priority Claims (1)
Number |
Date |
Country |
Kind |
5-045900 |
Feb 1992 |
JPX |
|
Parent Case Info
This is a continuation of application Ser. No. 08/194,449, filed on Feb. 9, 1994, which was abandoned upon the filing hereof.
US Referenced Citations (10)
Foreign Referenced Citations (1)
Number |
Date |
Country |
60-89897 |
May 1985 |
JPX |
Non-Patent Literature Citations (1)
Entry |
Electrical Engineering Handbook, Editor-in-chief Richard C. Dorf, pp. 1726-1727 and 1735, CRC Press, 1993. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
194449 |
Feb 1994 |
|