Design of the Standord DASH Multiprocessor, Daniel Lenoski et al, Computer Systems Laboratory, Stanford University, Dec. 1989. |
The Directory-Based Cache Coherence Protocol for the DASH Microprocessor, Daniel Lenoski, et al, Computer Systems Laboratory, Stanford University, Dec. 1989. |
Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors, Kourosh Gharachorloo, Computer Systems Library, Stanford University, Mar. 1990. |
The Design and Analysis of DASH: A Scalable Directory-Based Multiprocessor, Daniel Lenoski, Dec. 1991. |
Wu et al. "Applications of the Scalable Coherent Interface in Multistage Networks" TENCON'94 IEEE Region 10 Conf. |
Frailong et al, "The Next-Generation SPARC Multiprocessing System Architecture", IEEE COMPCON, pp. 475-480e 1993. |
Gustavson et al., "Overview of the Scalable Coherent Interface, IEEE Std 1596 (SCI)", Nuclear Science Symposium & Medical Imaging Conf., pp. 488-490 1993. |
Gustavson et al., "Scalable Coherent Interface: Links to the Future", IEEE COMPCON, pp. 322-327 1992. |
Alnaes et al., "Scalable Coherent Interface", Computer System and Software COMPEURO, pp. 446-453 1990. |
James, V. David "Scalable I/O Architecture for Buses", IEEE COMPCON, pp. 539-544 1989. |