The present invention relates to a sampling filter process for scalable video coding. More specifically, the present invention relates to re-sampling using video data obtained from an encoder or decoder process, where the encoder or decoder process can be MPEG-4 Advanced Video Coding (AVC) or High Efficiency Video Coding (HEVC). Further, the present invention specifically relates to Scalable HEVC (SHVC) that includes a two layer video coding system.
Scalable video coding (SVC) refers to video coding in which a base layer (BL), sometimes referred to as a reference layer, and one or more scalable enhancement layers (EL) are used. For SVC, the base layer can carry video data with a base level of quality. The one or more enhancement layers can carry additional video data to support higher spatial, temporal, and/or signal-to-noise SNR levels. Enhancement layers may be defined relative to a previously coded layer.
The base layer and enhancement layers can have different resolutions. Upsampling filtering, sometimes referred to as resampling filtering, may be applied to the base layer in order to match a spatial aspect ratio or resolution of an enhancement layer. This process may be called spatial scalability. An upsampling filter set can be applied to the base layer, and one filter can be chosen from the set based on a phase (sometimes referred to as a fractional pixel shift). The phase may be calculated based on the ratio between base layer and enhancement layer picture resolutions.
Embodiments of the present invention provide methods, devices and systems for the upsampling process from BL resolution to EL resolution to implement the upsampling of
One embodiment includes a system for scalable video coding, comprising a first coding layer comprising modules for coding video with a base resolution; a second coding layer comprising modules for coding video with an enhanced resolution having a higher resolution than a base resolution; wherein pixel values in the second coding layer are predicted based on pixel values in the first coding layer; wherein the prediction of a value at a pixel location in the second coding layer is based on a corresponding value at a pixel location in the first coding layer; wherein the corresponding pixel location in the first coding layer is computed based on the pixel location in the second coding layer; wherein the computation uses a ScaledRefLayerOffset parameter that specifies an offset between the sample in the second layer that is collocated with the top-left sample of the first layer and the top-left sample of the second layer; wherein the signaling of the ScaledRefLayerOffset parameter occurs at the PPS level.
Another embodiment includes a system for scalable video coding, comprising a first coding layer comprising modules for coding video with a base resolution; a second coding layer comprising modules for coding video with an enhanced resolution having a higher resolution than a base resolution; wherein pixel values in the second coding layer are predicted based on pixel values in the first coding layer; wherein the prediction of a value at a pixel location in the second coding layer is based on a corresponding value at a pixel location in the first coding layer; wherein the corresponding pixel location in the first coding layer is computed based on the pixel location in the second coding layer; wherein the computation uses a RefLayerOffset parameter that specifies an offset between the sample in the second layer that is collocated with the top-left sample of the first layer and the top-left sample of the second layer.
Also disclosed is a system for scalable video coding, comprising a first coding layer comprising modules for coding video with a base resolution; a second coding layer comprising modules for coding video with an enhanced resolution having a higher resolution than a base resolution; wherein pixel values in the second coding layer are predicted based on pixel values in the first coding layer; wherein the prediction of a value at a pixel location in the second coding layer is based on a corresponding value at a pixel location in the first coding layer; wherein the corresponding pixel location in the first coding layer is computed based on the pixel location in the second coding layer; wherein the computation uses a ScaledRefLayerPhase parameter that specifies a phase shift used in the resampling process.
Another embodiment discloses a method for scalable video coding, comprising: determining if a pps_extension_type_flag[1] is set; parsing the pps_multilayer_extension syntax if the pps_extension_type_flag[1] is set; determining if a scaled_reference_offset_present_flag flag is set; parsing the scaled reference layer offset parameters if the scaled_reference_offset_present_flag flag is set; determining if a reference_phase_present_flag flag is set; parsing the reference layer offset parameters if the reference_phase_present_flag flag is set; determining reference layer position locations based on the offset parameters for use in selecting and filtering reference layer values.
Further details of the present invention are explained with the help of the attached drawings in which:
An example of a scalable video coding system using two layers is shown in
The cross-layer CL information provided from the BL to the FR layer shown in
The upsampling block 200 works by interpolating from the BL data to recreate what is modified from the FR data. For instance, if every other pixel is dropped from the FR in block 108 to create the lower resolution BL data, the dropped pixels can be recreated using the upsampling block 200 by interpolation or other techniques to generate the EL resolution output y′ from upsampling block 200. The data y′ is then used to make encoding and decoding of the EL data more efficient.
I. Overview of Upsampling Circuitry
In module 300, a set of input samples in a video signal x is first selected. In general, the samples can be a two-dimensional subset of samples in x, and a two-dimensional filter can be applied to the samples. The module 302 receives the data samples in x from module 300 and identifies the position of each sample from the data it receives, enabling module 302 to select an appropriate filter to direct the samples toward a subsequent filter module 304. The filter in module 304 is selected to filter the input samples, where the selected filter is chosen or configured to have a phase corresponding to the particular output sample location desired.
The filter input samples module 304 can include separate row and column filters. The selection of filters is represented herein as filters h[n; p], where the filters can be separable along each row or column, and p denotes a phase index selection for the filter. The output of the filtering process using the selected filter h[n;p] on the selected input samples produces output value y′.
In
II. Current Syntax for Signaling Scaled Reference Layer Offsets
In order to accommodate for offset and phase shift differences between the BL and EL samples, phase offset adjustment parameters can be signaled. Let a sample location relative to the top-left sample in the current EL picture be (xP, yP), and a sample location in the BL reference layer in units of 1/16-th sample relative to the top-left sample of the BL be (xRef16, yRef16). In “High efficiency video coding (HEVC) scalable extension Draft 5,” JCTVC-P1008_v4, January 2014 (“HEVC Draft 5”), the relationship between (xRef16, yRef16) and (xP, yP) is given as follows:
xRef16=(((xP−offsetX)*ScaleFactorX+addX+(1<<11))>>12)−(phaseX<<2)
y Ref16=(((yP−offsetY)*ScaleFactorY+addY+(1<<11))>>12)−(phaseY<<2)
The sample position (xRef16, yRef16) is used to select the input samples and the filters used in computing the output sample values as specified in HEVC Draft 5.
The variables offsetX, addX, offsetY, and addY specify scaled reference layer offset and phase parameters in the horizontal and vertical directions, variables phaseX and phaseY specify reference layer phase offset parameters in the horizontal and vertical directions, and variables ScaleFactorX and ScaleFactorY are computed based on the ratio of the reference layer to the scaled reference layer width and height. These variables are computed based upon phase offset parameters specified in [1]. In particular, the offset parameters offsetX and offsetY are computed as:
offsetX=ScaledRefLayerLeftOffset/((cIdx==0)?1: SubWidthC)
offsetY=ScaledRefLayerTopOffset/((cIdx==0)?1:SubHeightC)
where variable cIdx specifies the color component index and the values SubWidthC and SubHeightC are specified depending on the chroma format sampling structure and ScaledRefLayerLeftOffset=scaled_ref_layer_left_offset[rLld]<<1 ScaledRefLayerTopOffset=scaled_ref_layer_top_offset[rLld]<<1 ScaledRefLayerRightOffset=scaled_ref_layer_right_offset[rLld]<<1 ScaledRefLayerBottomOffset=scaled_ref_layer_bottom_offset[rLld]<<1
where rLld specifies the scaled reference layer picture Id. The variables ScaledRefLayerLeftOffset, ScaledRefLayerTopOffset, ScaledRefLayerRightOffset, and ScaledRefLayerBottomOffset specify offsets in two pixel unit resolution based on the values of the syntax elements scaled_ref_layer_left_offset[rLld], scaled_ref_layer_top_offset[rLld], scaled_ref_layer_right_offset[rLld], and scaled_ref_layer_bottom_offset[rLld].
Table 1 illustrates the signaling of these syntax elements in HEVC Draft 5 at the SPS multilayer extension layer.
scaled
—
ref
—
layer
—
left
—
offset[ scaled
—
ref
—
layer
—
id[ i ] ]
se(v)
scaled
—
ref
—
layer
—
top
—
offset[ scaled
—
ref
—
layer
—
id[ i ] ]
se(v)
scaled
—
ref
—
layer
—
right
—
offset[ scaled
—
ref
—
layer
—
id[ i ] ]
se(v)
scaled
—
ref
—
layer
—
bottom
—
offset[ scaled
—
ref
—
layer
—
id[ i ] ]
se(v)
In Table 1, the signaling occurs at the SPS level. Table 1 shows current syntax for signaling scaled layer offsets (shown in bold type). In Table 1, the four syntax elements listed below are signaled.
In HEW Draft 5, the syntax elements are defined as follows:
scaled_ref_layer_id[i] specifies the nuh_layer_id value of the associated inter-layer picture for which scaled_ref_layer_left_offset[i], scaled_ref_layer_top_offset[i], scaled_ref_layer_right_offset[i] and scaled_ref_layer_bottom_offset[i] are specified. The value of scaled_ref_layer_id[i] shall be less than the nuh_layer_id of any layer for which this SPS is the active SPS.
scaled_ref_layer_left_offset[scaled_ref_layer_id[i]] specifies the horizontal offset between the top-left luma sample of the associated inter-layer picture with nuh_layer_id equal to scaled_ref_layer_id[i] and the top-left luma sample of the current picture in units of two luma samples. When not present, the value of scaled_ref_layer_left_offset[scaled_ref_layer_id[i]] is inferred to be equal to 0.
scaled_ref_layer_top_offset[scaled_ref_layer_id[i]] specifies the vertical offset between the top-left luma sample of the associated inter-layer picture with nuh_layer_id equal to scaled_ref_layer_id[i] and the top-left luma sample of the current picture in units of two luma samples. When not present, the value of scaled_ref_layer_top_offset[scaled_ref_layer_id[i] ] is inferred to be equal to 0.
scaled_ref_layer_right_offset[scaled_ref_layer_id[i]] specifies the horizontal offset between the bottom-right luma sample of the associated inter-layer picture with nuh_layer_id equal to scaled_ref_layer_id[i] and the bottom-right luma sample of the current picture in units of two luma samples. When not present, the value of scaled_ref_layer_right_offset[scaled_ref_layer_id[i] ] is inferred to be equal to 0.
scaled_ref_layer_bottom_offset[scaled_ref_layer_id[i]] specifies the vertical offset between the bottom-right luma sample of the associated inter-layer picture with nuh_layer_id equal to scaled_ref_layer_id[i] and the bottom-right luma sample of the current picture in units of two luma samples. When not present, the value of scaled_ref_layer_bottom_offset[scaled_ref_layer_id[i] ] is inferred to be equal to 0.
While the offset parameters are signaled at the SPS level, it is desirable to signal below the sequence level in order to accommodate other applications and operations such as interlace/progressive scalability and pan and scan. In addition, it is desirable to increase the resolution of the offset for proper BL and EL alignment.
Proposed Reference Layer Offsets and Increased Resolution for Scaled Reference Layer Offsets
In order to accommodate other applications such as interlace/progressive scalability and to increase the resolution for BL and EL alignment, it is proposed that the phase offset adjustment parameters in Tables 2 and 3 be signaled. It is also possible to signal at other levels such as the slice level. Other variations are also possible, such as a flag signaling whether or not offset parameters are signaled at all, or per dimension or color component. Note that fractional pel accuracy of the phase offset parameters can be given in 1/16, ¼, or ½, etc.
In the proposed method, the scaled reference layer offset parameters are signaled at the PPS level. In Table 2, the pps_multilayer_extension syntax is parsed if a pps_extension_type_flag[1] (e.g. pps_multilayer_extension_flag) is set. Table 3 shows the scaled_ref_layer_id, scaled_ref_layer_left_offset, scaled_ref_layer_top_offset, scaled_ref_layer_right_offset and scaled_ref_layer_bottom_offset syntax elements signaled in the pps_multilayer_extension.
The resolution of the scaled reference layer offset can be increased from 2-integer pel. The original coarser resolution allows for selection of a region in the scaled reference layer, while the additional proposed finer resolution allows for finer local phase offset adjustment between layers. Table 3 shows an example of the signaling of the proposed additional phase offset parameters:
scaled_ref_layer_left_phase[scaled_ref_layer_id[i]] specifies the horizontal luma offset between nuh_layer_id equal to scaled_ref_layer_id[i] and the current picture in units of ½ luma samples. This is a signed value between −2 to +2. When not present, the value of scaled_ref_layer_left_phase[scaled_ref_layer_id[i]] is inferred to be equal to 0.
scaled_ref_layer_top_phase[scaled_ref_layer_id[i] ] specifies the vertical luma offset between nuh_layer_id equal to scaled_ref_layer_id[i] and the current picture in units of ½ luma samples. This is a signed value between −2 to +2. When not present, the value of scaled_ref_layer_top_phase[scaled_ref_layer_id[i]] is inferred to be equal to 0.
ref_layer_horizontal_delta[scaled_ref_layer_id[i]] specifies the horizontal luma offset between nuh_layer_id equal to scaled_ref_layer_id[i] and the current picture in units of ⅛ luma samples. This is a signed value between −8 to 8. When not present, the value of ref_layer_horizontal_delta[scaled_ref_layer_id[i]] is inferred to be equal to 0.
ref_layer_vertical_delta[scaled_ref_layer_id[i] ] specifies the vertical luma offset between nuh_layer_id equal to scaled_ref_layer_id[i] and the current picture in units of ⅛ luma samples. This is a signed value between −8 to +8. When not present, the value of ref_layer_vertical_delta[scaled_ref_layer_id[i]] is inferred to be equal to 0.
ref_layer_horizontal_delta_chroma[scaled_ref_layer_id[i]] specifies the horizontal offset between the chroma samples and luma samples in nuh_layer_id equal to scaled_ref_layer_id[i] in units of ¼ luma samples. This is an unsigned value between 0 to 4. When not present, the value of ref_layer_horizontal_delta_chroma[scaled_ref_layer_id[i] ] is inferred to be equal to 2.
ref_layer_vertical_delta_chroma[scaled_ref_layer_id[i] ] specifies the vertical offset between the chroma samples and luma samples in nuh_layer_id equal to scaled_ref_layer_id[i] in units of ¼ luma samples. This is an unsigned value between 0 to 4. When not present, the value of ref_layer_vertical_delta_chroma [scaled_ref_layer_id[i] ] is inferred to be equal to 2.
scaled_ref_layer_left_phase_chroma specifies the horizontal chroma offset relative to luma in units of ¼ luma samples. This is an unsigned value between 0 to 4. When not present, the value of scaled_ref_layer_left_phase_chroma is inferred to be equal to 2.
scaled_ref_layer_top_phase_chroma specifies the vertical chroma offset relative to luma in units of ¼ luma samples. This is an unsigned value between 0 to 4. When not present, the value of scaled_ref_layer_top_phase_chroma is inferred to be equal to 2.
The additional syntax elements are used to provide finer alignment between the layers. One example of the use of the syntax is as follows:
The scaled reference layer phase offset parameters scaled_ref_layer_left_phase, scaled_ref_layer_left_phase_chroma, scaled_ref_layer_top_phase, and scaled_ref_layer_top_phase_chroma provide additional independent finer level or resolution over the previous scaled reference layer phase offset parameters scaled_ref_layer_left_offset, scaled_ref_layer_top_offset, scaled_ref_layer_right_offset and scaled_ref_layer_bottom_offset. In addition, the reference layer phase offset parameters ref_layer_horizontal_delta, ref_layer_vertical_delta, ref_layer_horizontal_delta_chroma and ref_layer_vertical_delta_chroma provide finer reference layer phase offset resolution.
scaled
—
ref
—
layer
—
id[ i ]
scaled
—
ref
—
layer
—
left
—
offset[ scaled_ref_layer_id[ i ] ]
scaled
—
ref
—
layer
—
top
—
offset[ scaled_ref_layer_id[ i ] ]
scaled
—
ref
—
layer
—
right
—
offset[ scaled_ref_layer_id[ i ] ]
scaled
—
ref
—
layer
—
bottom
—
offset[ scaled_ref_layer_id[ i ] ]
scaled
—
ref
—
layer
—
left
—
phase[ scaled_ref_layer_id[ i ] ]
scaled
—
ref
—
layer
—
top
—
phase[ scaled_ref_layer_id[ i ] ]
ref
—
layer
—
horizontal
—
delta[ scaled_ref_layer_id[ i ] ]
ref
—
layer
—
vertical
—
delta[ scaled_ref_layer_id[ i ] ]
ref
—
layer
—
horizontal
—
delta
—
chroma [ scaled_ref_layer_id[ i ] ]
ref
—
layer
—
vertical
—
delta
—
chroma [ scaled_ref_layer_id[ i ] ]
The proposed syntax allows for interlace to progressive scalability and finer alignment between layers. Example syntax was given to illustrate how additional phase offset parameters in both scaled reference layer and the reference layer can be used for alignment between layers.
In one proposed approach, the resolution of the scaled reference layer offset is increased from 2-integer pel. The original coarser resolution allows for selection of a region in the scale reference layer, while the additional proposed finer resolution allows for finer local phase offset between layers.
At block 506, reference_layer_offset rLId is determined. A scaled_reference_offset_present_flag (e.g. scaled_ref_layer_offset_present_flag) is checked to determine whether it is set to indicate that the scaled reference layer offset parameters are present.
If the flag is set, at block 508, scaled_ref_layer_left_offset is determined. Next at block 509, scaled_ref_layer_top_offset is determined. At block 510, scaled_ref_layer_right_offset is determined. At block 511, scaled_ref_layer_bottom_offset is determined.
Next, at block 514, determine ScaledRefLayerOffsets using:
At decision 516 check if scaled reference_phase_present_flag is set to indicate that the reference phase offset parameters are present
If flag is set, At block 518, determine:
At block 520, determine
Next, at block 522, determine
At block 524, determine:
And then at block 526, determine offsetX and offsetY using:
offsetX=ScaledRefLayerLeftOffset/((cIdx==0)?1:SubWidthC)
offsetY=ScaledRefLayerTopOffset/((cIdx==0)?1: SubHeightC)
At block 528, determine phaseX and phaseY using:
phaseX=(cIdx==0)?(ScaledRefLayerLeftPhase<<2):(ScaledRefLayerLeftPhase<<1+scaled_ref_layer_left_phase_chroma)
phaseY=(cIdx==0)?(ScaledRefLayerTopPhase<<2): (ScaledRefLayerTopPhase<<1+scaled_ref_layer_top_phase_chroma)
Next, at block 530, determine deltaX and deltaY using:
deltaX=(cIdx==0)?(RefLayerHorizontalDelta<<1): (RefLayerHorizontalDelta+RefLayerHorizontalDeltaChroma<<1)
and at block 532 determine deltaY using:
deltaY=(cIdx==0)?(RefLayerVerticalDelta<<1):(RefLayerVerticalDelta+RefLayerVerticalDeltaChroma<<1)
Next at block 534, determine addX and addY using:
addX=(ScaleFactorX*phaseX+4)>>3
addY=(ScaleFactorY*phaseY+4)>>3
Next, at block 536 determine xRef16 using
x Ref16=(((xP−offsetX)*ScaleFactorX+addX+(1<<11))>>12)−deltaX
At block 538 determine yRef16
yRef16=(((yP−offsetY)*ScaleFactorY+addY+(1<<11))>>12)−deltaY
Finally, at block 540, provide xRef16 and yRef16 for use in selecting filters and input samples, for example in
Illustrative Operating Environment
As shown in
Destination device 14 may receive encoded video data from source device 12 via a channel 16. Channel 16 may comprise a type of medium or device capable of moving the encoded video data from source device 12 to destination device 14. In one example, channel 16 may comprise a communication medium that enables source device 12 to transmit encoded video data directly to destination device 14 in real-time.
In this example, source device 12 may modulate the encoded video data according to a communication standard, such as a wireless communication protocol, and may transmit the modulated video data to destination device 14, The communication medium may comprise a wireless or wired communication medium, such as a radio frequency (RF) spectrum or one or more physical transmission lines. The communication medium may form part of a packet-based network, such as a local area network, a wide-area network, or a global network such as the Internet. The communication medium may include routers, switches, base stations, or other equipment that facilitates communication from source device 12 to destination device 14. In another example, channel 16 may correspond to a storage medium that stores the encoded video data generated by source device 12.
In the example of
Video encoder 20 may encode the captured, pre-captured, or computer-generated video data. The encoded video data may be transmitted directly to destination device 14 via output interface 22 of source device 12. The encoded video data may also be stored onto a storage medium or a file server for later access by destination device 14 for decoding and/or playback.
In the example of
Display device 32 may be integrated with or may be external to destination device 14. In some examples, destination device 14 may include an integrated display device and may also be configured to interface with an external display device. In other examples, destination device 14 may be a display device. In general, display device 32 displays the decoded video data to a user.
Video encoder 20 includes a resampling module 25 which may be configured to code (e.g., encode) video data in a scalable video coding scheme that defines at least one base layer and at least one enhancement layer. Resampling module 25 may resample at least some video data as part of an encoding process, wherein resampling may be performed in an adaptive manner using resampling filters. Likewise, video decoder 30 may also include a resampling module 35 similar to the resampling module 25 employed in the video encoder 20.
Video encoder 20 and video decoder 30 may operate according to a video compression standard, such as the High Efficiency Video Coding (HEVC) standard. The HEVC standard is being developed by the Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T Video Coding Experts Group (VCEG) and ISO/IEC Motion Picture Experts Group (MPEG). A recent draft of the HEVC standard is described in Recommendation ITU-T H.265|International Standard ISO/TEC 23008-2, High efficiency video coding, version 2, October 2014.
Additionally or alternatively, video encoder 20 and video decoder 30 may operate according to other proprietary or industry standards, such as the ITU-T 11264 standard, alternatively referred to as MPEG-4, Part 10, Advanced Video Coding (AVC), or extensions of such standards. The techniques of this disclosure, however, are not limited to any particular coding standard or technique. Other examples of video compression standards and techniques include MPEG-2, ITU-T H.263 and proprietary or open source compression formats and related formats.
Video encoder 20 and video decoder 30 may be implemented in hardware, software, firmware or any combination thereof. For example, the video encoder 20 and decoder 30 may employ one or more processors, digital signal processors (DSPs), application specific integrated circuits (ASICs), field programmable gate arrays (FPGAs), discrete logic, or any combinations thereof. When the video encoder 20 and decoder 30 are implemented partially in software, a device may store instructions for the software in a suitable, non-transitory computer-readable storage medium and may execute the instructions in hardware using one or more processors to perform the techniques of this disclosure. Each of video encoder 20 and video decoder 30 may be included in one or more encoders or decoders, either of which may be integrated as part of a combined encoder/decoder (CODEC) in a respective device.
Aspects of the subject matter described herein may be described in the general context of computer-executable instructions, such as program modules, being executed by a computer. Generally, program modules include routines, programs, objects, components, data structures, and so forth, which perform particular tasks or implement particular abstract data types. Aspects of the subject matter described herein may also be practiced in distributed computing environments where tasks are performed by remote processing devices that are linked through a communications network. In a distributed computing environment, program modules may be located in both local and remote computer storage media including memory storage devices.
Also, it is noted that some embodiments have been described as a process which is depicted as a flow diagram or block diagram. Although each may describe the operations as a sequential process, many of the operations can be performed in parallel or concurrently. In addition, the order of the operations may be rearranged. A process may have additional steps not included in the figure.
Particular embodiments may be implemented in a non-transitory computer-readable storage medium for use by or in connection with the instruction execution system, apparatus, system, or machine. The computer-readable storage medium contains instructions for controlling a computer system to perform a method described by particular embodiments. The computer system may include one or more computing devices. The instructions, when executed by one or more computer processors, may be configured to perform that which is described in particular embodiments.
Although the subject matter has been described in language specific to structural features and/or methodological acts, it is to be understood that the subject matter defined in the appended claims is not necessarily limited to the specific features or acts described above.
The present application is a continuation of U.S. patent application Ser. No. 16/516,228 filed on Jul. 18, 2019, which is a continuation of U.S. patent application Ser. No. 16/188,608 filed on Nov. 13, 2018, now U.S. Pat. No. 10,412,399 issued Sep. 10, 2019, which is a continuation of U.S. patent application Ser. No. 15/711,856 filed Sep. 21, 2017, now U.S. Pat. No. 10,165,289 issued on Dec. 25, 2018, which is a continuation of U.S. patent application Ser. No. 14/661,867 filed on Mar. 18, 2015, now U.S. Pat. No. 9,813,724 issued on Nov. 7, 2017, which claims priority under 35 U.S.C. § 119(e) from earlier filed U.S. Provisional Patent Application No. 61/955,123 filed on Mar. 18, 2014, all of which are incorporated herein by reference in their entirety.
Number | Name | Date | Kind |
---|---|---|---|
9491459 | Seregin | Nov 2016 | B2 |
20040008790 | Rodriguez | Jan 2004 | A1 |
20060268991 | Segall et al. | Nov 2006 | A1 |
20070189390 | Pappas et al. | Aug 2007 | A1 |
20090060040 | Jeon et al. | Mar 2009 | A1 |
20090274214 | Yoon | Nov 2009 | A1 |
20100226437 | Robertson et al. | Sep 2010 | A1 |
20130287093 | Hannuksela | Oct 2013 | A1 |
20130329782 | Seregin | Dec 2013 | A1 |
20130342644 | Rusanovskyy | Dec 2013 | A1 |
20140064386 | Chen | Mar 2014 | A1 |
20140098883 | Hannuksela | Apr 2014 | A1 |
20140168362 | Hannuksela | Jun 2014 | A1 |
20140177718 | Rusert | Jun 2014 | A1 |
20140192886 | Francois | Jul 2014 | A1 |
20140218473 | Hannuksela | Aug 2014 | A1 |
20140254679 | Ramasubramonian et al. | Sep 2014 | A1 |
20140269897 | Bayion et al. | Sep 2014 | A1 |
20140301463 | Rusanovskyy | Oct 2014 | A1 |
20140301488 | Bayion et al. | Oct 2014 | A1 |
20140321560 | Ugur | Oct 2014 | A1 |
20140328398 | Chen | Nov 2014 | A1 |
20150110200 | Nakagami | Apr 2015 | A1 |
20150189298 | Ye | Jul 2015 | A1 |
20150195554 | Misra | Jul 2015 | A1 |
20150195574 | Yu et al. | Jul 2015 | A1 |
20150237376 | Alshina | Aug 2015 | A1 |
20150245063 | Rusanovskyy | Aug 2015 | A1 |
20150304665 | Hannuksela | Oct 2015 | A1 |
20150319447 | Minoo et al. | Nov 2015 | A1 |
20150319477 | Haberman | Nov 2015 | A1 |
20150341661 | Alshina et al. | Nov 2015 | A1 |
20150350662 | Minoo et al. | Dec 2015 | A1 |
20160088303 | Lee | Mar 2016 | A1 |
20160353115 | Samuelsson | Dec 2016 | A1 |
20180242008 | Minoo et al. | Aug 2018 | A1 |
Number | Date | Country |
---|---|---|
2013174254 | Nov 2013 | WO |
2013184954 | Dec 2013 | WO |
2014025741 | Feb 2014 | WO |
2014039547 | Mar 2014 | WO |
2014189300 | Nov 2014 | WO |
Entry |
---|
E. Alshina, “AHG13: Re-sampling process with generic phase”, 18th JCT-VC Meeting (Joint Collaborative Team on Video Coding of ISO/IEC JTC1/SC29/WG11 and ITU-T SG16), Jul. 2, 2014. |
J. Boyce, “BoG report on SHVC upsampling process and phase offset”, 17th JCT-VC Meeting (Joint Collaborative Team on Video Coding of ISO/IEC JTC1/SC29/WG11 and ITU-T SG16), Apr. 3, 2014. |
“High Efficiency Video Coding”, Series H: Audiovisual and Multimedia Systems; Infrastructure of audiovisual services—Coding of moving video, ITU-T Telecommunication Standardization Sector of ITU, H.265, Apr. 2013, 317 pgs. |
K. Minoo, et al., “AHG13: SHVC Upsampling with phase offset adjustment”, 104th MPEG Meeting (Motion Picture Expert Group or ISO/IEC JTC1/SC29/WG11, Apr. 20, 2013. |
J. Chen, et al., “MV-HEVC/SHVC HLS: On signaling of scaled reference offset”, 14th JCT-VC Meeting (Joint Collaborative Team on Video Coding of ISO/IEC JTC1/SC29/WG11 and ITU-T SG.16) Jul. 16, 2013. |
G.J. Sullivan, et al., “Standardized Extensions of High Efficiency Video Coding (HEVC)”, IEEE Journal of Selected Topics in Signal Processing., vol. 7, No. 6, Dec. 1, 2013, pp. 1001-1016. |
K. Andersson, et al., “Fix for the computation of scaling factors used in inter-layer prediction”, 17th JCT-VC Meeting (Joint Collaborative Team on Video Coding of ISO/IEC JTC1/SC29/WG11 and ITU-T SG.16), Mar. 17, 2014. |
K. Minoo, et al., “Increased resolution for scaled reference layer offset” 17th JCT-VC Meeting (Joint Collaborative Team on Video Coding of ISO/IEC JTC1/SC29/WG11 and ITU-T SG.16), Mar. 27, 2014. |
Y Ye, et al., “SHVC HLS: On picture level resampling phase filter selection”, 17th JCT-VC Meeting (Joint Collaborative Team on Video Coding of ISO/IEC JTC1/SC29/WG11 and ITU-T SG.16), Mar. 18, 2014. |
K. Minoo, et al., “Re-sampling with phase offset adjustment and signaling using phase index re-mapping,” ARRIS disclosure (U.S. Appl. No. 61/923,450), filed Jan. 3, 2014. |
K. Minoo, et al., “SCE1: Results of Test 2.2 on phase compensation by signaling filter coefficients at PPS with sample shift”, JCTVC-N0078, 14th JCT-VC Meeting, Vienna, AT, Jul. 2013, 4 pgs. |
K. Minoo, et al., “Non-SCE1: On handling re-sampling phase offsets with fixed filters”, JCTVC-N0272, 14th JCT-VC Meeting, Vienna, AT, Jul. 2013, 5 pgs. |
J. Chen, et al., “High efficiency video coding (HEVC) scalable extension Draft 5,” JCTVC-P1008_v4, Jan. 2014, 125 pgs. |
K. Minoo, et all., “On handling re-sampling phase offsets with fixed filters”, JCTVC-P0177-R1, 16th JCT-VC Meeting, San Jose, US, Jan. 2014, 6 pgs. |
J. Chen, et al., “Description of scalable video coding technology proposal by Qualcomm (configuration 2)” 11th JCT-VC Meeting; 102. MPEG Meeting; Oct. 2, 2012, 22 pgs. |
B. Bross, et al., “High Efficiency Video Coding (HEVC) text specification draft 8”, 10th JCT-VC Meeting; 101. MPEG Meeting; Jul. 23, 2012, 286 pgs. |
S-W PARK, et al., “Intra BL pred. & phase shift”, 15th JVT Meeting; 72. MPEG Meeting; Apr. 16, 2005, 16 pgs. |
J Dong, et al., “Upsampling based on sampling grid information for aligned inter layer prediction”, 13th JCT-VC Meeting; 104; MPEG Meeting; Apr. 8, 2013, 10 pgs. |
K, Minoo, et al., “Report of side activity on reference position derivation”, Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 17th Meeting, Mar. 27-Apr. 4, 2014, 10 pgs. |
D. Kwon, et al., “Reference-layer cropping offsets signaling in SHVC”, Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 13th Meeting, Apr. 18-26, 2013, 2 pgs. |
Boyce, “Conditional SPS Extension Syntax for RExt, SHVC, and MV-HEVC”, JVC-VC Meeting; Oct. 23, 2013-Nov. 1, 2013; Geneva, Joint Collaborative Team on Video Coding of ISO/IEC JTC1/SC29/WG11 and ITU-T SG.16. |
Bross, B., et al., “High Efficiency Video Coding (HEVC) text specification draft 10 (for FDIS & Last Call),” Document of Joint Collaborative Team on Video Coding, JCTVC-L1003_v34, 12th Meeting: Geneva, CH, Jan. 14-23, 2013. |
Flynn, D., et al., “High Efficiency Video Coding (HEVC) Range Extensions text specification: Draft 4,” JCTVC-N1005_v3, Aug. 2013. |
Gerhard T., et al., “MV-HEVC Draft Text 6,” Joint Collaborative Team on 3D Video Coding Extension Development ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 6th Meeting: Geneva, JCT3V-F1004-V6, Nov. 2013. |
Yu, Y., et al., “Some Syntax Modifications for HEVC Range Extension”, Joint Collaborative Team on Video Coding Extensions of ITU-T SG 16 WP3 & ISO/IEC JTC VSC 29/WG11, JCTVC-P0166, Jan. 2014. |
Flynn, D., et al., “High Efficiency Video Coding (HEVC) Range Extensions text specification: Draft 5”, Joint Collaborative Team on Video Coding Extensions of ITU-T SG 16 WP3 & ISO/IEC JTC VSC 29/WG11, JCTVC-O1005_v1, Apr. 2013. |
Number | Date | Country | |
---|---|---|---|
20200366913 A1 | Nov 2020 | US |
Number | Date | Country | |
---|---|---|---|
61955123 | Mar 2014 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 16516228 | Jul 2019 | US |
Child | 16944664 | US | |
Parent | 16188608 | Nov 2018 | US |
Child | 16516228 | US | |
Parent | 15711856 | Sep 2017 | US |
Child | 16188608 | US | |
Parent | 14661867 | Mar 2015 | US |
Child | 15711856 | US |