Bonges,III et al., “A 576K 3.5-ns Access BiCMOS ECL Static RAM with Array Built-in Self Test”, 1992 IEEE, pp. 649-656. |
Chappell et al., A 2-ns Cycle, 3.8-ns Access 512-kb CMOS ECL SRAM with a Fully Pipelined Architecture, Nov. 1991, IEEE Journal of Solid-State Circuits, vol. 26, No. 11, pp. 1577-1585. |
Childs et al., “An 18-ns 4K×4 CMOS SRAM”, Oct. 1984, IEEE Journal of Solid-State Circuits, vol. SC-19, No. 5, pp. 545-551. |
D. Roy Chowdhury, et al., “Cellular automata based pattern generator for testing RAM”, IEE Proceedings-E. vol. 139. No. 6. Nov. 1992, pp. 469-476. |
David DiMarco, et al., “FA 9.8: A 200MHz 256kB Second-Level Cache with 1.6GB/s Data Bandwidth” 1996 IEEE International Solid-State Circuits Conference, ISSCC96/Session 9/SRAM/Paper FA 9.8, Feb. 9, 1996. |
G. M. Ettinger, et al., “Memory-based logic sequence generation”, Microprocessors and Microsystems, vol. 9, No. 9, Nov. 1985, pp. 446-451. |
Flannagan et al., “Two 13-ns 64K CMOS SRAM's with Very Low Active Power and Improved Asynchronous Circuit Techniques”, Oct., 1986, IEEE Journal of Solid-State Circuits, vol. SC-21. No. 5, pp. 692-703. |
Manoj Franklin, et al., “Embedded RAM Testing”, IEEE, 1995, pp 29-33. |
Andre Ivanov, Department of Electrical Engineering, University of British Columbia, “Design for Testability and Built-In Self-Test of Integrated Circuits and Systems: How These Can Add Value to Your Products”, 1996, pp. 712-717. |
Kobayashi et al., “A 10-μW Standby Power 256K CMOS SRAM”, Oct. 1985, IEEE Journal of Solid-State Circuits, vol. SC-20, No. 5, pp. 935-939. |
L. Lucas, et al., “Design Methodology of a Test Chip for a Portable 8ns 10 Ports Register File”, IEEE 1995 Custom Integrated Circuits Conference, 1995, pp. 29-32. |
M. Nicolaidis, et al., “Trade-Offs in Scan Path and BIST Implementations for RAMs”, Journal of Electronic Testing: Theory and Applications, pp. 5, 273-283, 1994. |
Junji Nishimura, Advantest Corporation, “New Testing Devices Are Responding to Higher Performance in Megabit Age”, Hi-Tech Report: Memroy Testing Technology, Jan. 1989, pp. 96-101. |
Manuel J. Raposa, Dual Port Static Ram Testing, Paper 20.3, 1988 International Test Conference, pp. 362-368. |
Stan Runyon, “EDA Software Syntest Stresses Speed Fault simulator blasts million-gate designs”. |
Kewal K. Saluja, et al., “Test Pattern Generation for API Faults in RAM”, IEEE Transactions on Computers, vol. C-34, No. 3, Mar. 1985, pp. 284-287. |
Zuxi Sun, “Self-Testing of Embedded RAMs”, 1984 International Test Conference, Paper 4.3, pp. 148-156. |
Ad J. Van De Goor, et al., “Effective March Algorithms for Testing Single-Order Addressed Memories”, Journal of Electronics Testing: Theory and Applications, 5, 337-345, 1994. |
Wendell et al., “A 3.5ns, 2K×9 Self Timed SRAM”, 1990 IEEE, 1990 Symposium on VLSI Circuits pp. 49-50. |
Williams et al., An Experimental 1-Mbit CMOS SRAM with Configurable Organization and Operation, Oct. 1988, IEEE Journal of Solid-State Circuits, vol. 23, No. 5, pp. 1085-1093. |