Secure storage of program code for an embedded system

Abstract

Aspects for securely storing program code of an embedded system includes accepting a digitation file from a distribution source into on-chip memory of an adaptive computing engine (ACE). The digitation file is then secured and transferred to off-chip memory.

Description

FIELD OF THE INVENTION

The present invention relates to secure storage of program code for an embedded system.

BACKGROUND OF THE INVENTION

The electronics industry has become increasingly driven to meet the demands of high-volume consumer applications, which comprise a majority of the embedded systems market. Embedded systems face challenges in producing performance with minimal delay, minimal power consumption, and at minimal cost. As the numbers and types of consumer applications where embedded systems are employed increases, these challenges become even more pressing. Examples of consumer applications where embedded systems are employed include handheld devices, such as cell phones, personal digital assistants (PDAs), global positioning system (GPS) receivers, digital cameras, etc. By their nature, these devices are required to be small, low-power, light-weight, and feature-rich.

Given the small size of these devices, the amount of storage space can be limited within the device. The use of storage external to the device is one approach to avoiding such limitations. However, transferring data to and from the device to external storage raises potential security issues, not only with regard to the tampering of the data being transferred but also with regard to the possibility of the data being accessed by another unauthorized user. Accordingly, a need exists for ensuring privacy and integrity of data moved from on-chip storage of an embedded system to off-chip storage. The present invention addresses such a need.

SUMMARY OF THE INVENTION

Aspects for securely storing program code of an embedded system includes accepting to a digitation file from a distribution source into on-chip memory of an adaptive computing engine (ACE). The digitation file is then secured and transferred to off-chip memory.

Through the present invention, potential tampering and unauthorized access of program code for an adaptable computing device is avoided as the data is moved to/from off-chip memory. These and other advantages will become readily apparent from the following detailed description and accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1 a and 1b illustrate a preferred embodiment of providing a consumer product in accordance with the present invention.

FIG. 2 is a block diagram illustrating an adaptive computing engine.

FIG. 3 is a block diagram illustrating, in greater detail, a reconfigurable matrix of the adaptive computing engine.

FIG. 4 illustrates a diagram of a digitation file in accordance with the present invention.

FIG. 5 illustrates a block flow diagram of a method for performing secure transfer of program code, i.e., silverware, from chip program memory to off-chip storage in accordance with the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The present invention relates to secure storage of program code for an embedded system. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiment and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiment shown but is to be accorded the widest scope consistent with the principles and features described herein.

The present invention is described for particular applicability to an environment in which an electronic product is provided as two separate consumer items, an adaptive silicon foundation and a digitation file. The adaptive silicon foundation allows for a blank slate onto which a desired hardware designation and software application are applied via the digitation file. Thus, the distinction between software and hardware becomes negligible, as the adaptive silicon remains seemingly useless until the application of the digitation file to the adaptive silicon commences. The present invention relates to the aspects of distribution of the digitation file in a manner that allows for the separation of the responsibility of distribution and licensing and of authentication and encryption, while ensuring product security and integrity with proper revenue generation and notification when providing a consumer product.

FIGS. 1 a and 1b illustrate providing a consumer product in accordance with the present invention. Referring concurrently to FIGS. 1a and 1b, in a preferred embodiment, the adaptive silicon is presented as a consumer product 100 in the form of a handheld device (step 101). In order to provide the desired functionality into the product 100, a desired digitation file is obtained (step 103). As represented by FIG. 1a, in an exemplary embodiment, the desired digitation file may include one of a plurality of digitation files, each of which is accessible from a computer readable medium 102, such as files on a computer server, e.g., a digitation file 104a to configure the product as a cellular phone; a digitation file 104b to configure the product as a PDA (personal digital assistant); a digitation file 104c to configure the product as a calculator; and a digitation file 104d to configure the product as a digital camera. Of course, the types of consumer products and digitation files described are meant to be illustrative and not restrictive of the types, so that further future developments for handheld electronic devices are also expected to be able to be applicable to the aspects of the present invention. Further, the procurement of the desired digitation file occurs by any suitable method that allows a consumer to download or otherwise apply the digitation file onto the adaptive silicon. Additionally, the download may include updates to a particular configuration rather than a change to a new configuration.

By the nature of the digitation file providing the hardware designation and software application for the adaptive silicon, the value of the actual silicon performing the operations of the product is relative to the value of the digitation file. This represents a shift from the typical paradigm of consumer products, where the silicon hardware often is designed to perform the particular function of the device, as in an ASIC approach, and thus, the silicon hardware bears the value and the costs associated with the device. In contrast, with the present invention, the cost of the silicon becomes of much less significance, while the digitation file bears more of the value and the costs associated with the device.

In a preferred embodiment, the adaptive silicon is provided as an adaptive computing engine (ACE). A more detailed discussion of the aspects of an ACE are provided in co-pending U.S. patent application Ser. No. 09/815,122 entitled “Adaptive Integrated Circuitry with Heterogeneous and Reconfigurable Matrices of Diverse and Adaptive Computational Units Having Fixed, Application Specific Computational Elements,” filed Mar. 22, 2001, and assigned to the assignee of the present invention. Portions of that discussion are presented in the following in order to more fully illustrate the aspects of the present invention.

FIG. 2 is a block diagram illustrating an adaptive computing engine (“ACE”) 106 that includes a controller 120, one or more reconfigurable matrices 150, such as matrices 150A through 150N as illustrated, a matrix interconnection network 110, and preferably also includes a memory 140.

FIG. 3 is a block diagram illustrating, in greater detail, a reconfigurable matrix 150 with a plurality of computation units 200 (illustrated as computation units 200A through 200N), and a plurality of computational elements 250 (illustrated as computational elements 250A through 250Z), and provides additional illustration of the preferred types of computational elements 250 and a useful summary of aspects of the present invention. As illustrated in FIG. 3, any matrix 150 generally includes a matrix controller 230, a plurality of computation (or computational) units 200, and as logical or conceptual subsets or portions of the matrix interconnect network 110, a data interconnect network 240 and a Boolean interconnect network 210. The Boolean interconnect network 210, as mentioned above, provides the reconfigurable interconnection capability between and among the various computation units 200, while the data interconnect network 240 provides the reconfigurable interconnection capability for data input and output between and among the various computation units 200. It should be noted, however, that while conceptually divided into reconfiguration and data capabilities, any given physical portion of the matrix interconnection network 110, at any given time, may be operating as either the Boolean interconnect network 210, the data interconnect network 240, the lowest level interconnect 220 (between and among the various computational elements 250), or other input, output, or connection functionality.

Continuing to refer to FIG. 3, included within a computation unit 200 are a plurality of computational elements 250, illustrated as computational elements 250A through 250Z (collectively referred to as computational elements 250), and additional interconnect 220. The interconnect 220 provides the reconfigurable interconnection capability and input/output paths between and among the various computational elements 250. As indicated above, each of the various computational elements 250 consist of dedicated, application specific hardware designed to perform a given task or range of tasks, resulting in a plurality of different, fixed computational elements 250. Utilizing the interconnect 220, the fixed computational elements 250 may be reconfigurably connected together to execute an algorithm or other function, at any given time.

In a preferred embodiment, the various computational elements 250 are designed and grouped together, into the various reconfigurable computation units 200. In addition to computational elements 250 which are designed to execute a particular algorithm or function, such as multiplication, other types of computational elements 250 are also utilized in the preferred embodiment. As illustrated in FIG. 3, computational elements 250A and 250B implement memory, to provide local memory elements for any given calculation or processing function (compared to the more “remote” memory 140). In addition, computational elements 250I, 250J, 250K and 250L are configured (using, for example, a plurality of flip-flops) to implement finite state machines, to provide local processing capability, especially suitable for complicated control processing.

With the various types of different computational elements 250, which may be available, depending upon the desired functionality of the ACE 106, the computation units 200 may be loosely categorized. A first category of computation units 200 includes computational elements 250 performing linear operations, such as multiplication, addition, finite impulse response filtering, and so on. A second category of computation units 200 includes computational elements 250 performing non-linear operations, such as discrete cosine transformation, trigonometric calculations, and complex multiplications. A third type of computation unit 200 implements a finite state machine, such as computation unit 200C as illustrated in FIG. 3, particularly useful for complicated control sequences, dynamic scheduling, and input/output management, while a fourth type may implement memory and memory management, such as computation unit 200A as illustrated in FIG. 3. Lastly, a fifth type of computation unit 200 may be included to perform digitation-level manipulation, such as for encryption, decryption, channel coding, Viterbi decoding, and packet and protocol processing (such as Internet Protocol processing).

Next, a digitation file represents a tight coupling (or interdigitation) of data and configuration (or other control) information, within one, effectively continuous stream of information. As illustrated in the diagram of FIG. 4, the continuous stream of data can be characterized as including a first portion 1000 that provides adaptive instructions and configuration data and a second portion 1002 that provides data to be processed. This coupling or commingling of data and configuration information is referred to as a “silverware” module and helps to enable real-time reconfigurability of the ACE 106. For example, as an analogy, a particular configuration of computational elements, as the hardware to execute a corresponding algorithm, may be viewed or conceptualized as a hardware analog of “calling” a subroutine in software that may perform the same algorithm. As a consequence, once the configuration of the computational elements has occurred, as directed by the configuration information, the data for use in the algorithm is immediately available as part of the silverware module. The immediacy of the data, for use in the configured computational elements, provides a one or two clock cycle hardware analog to the multiple and separate software steps of determining a memory address and fetching stored data from the addressed registers. This has the further result of additional efficiency, as the configured computational elements may execute, in comparatively few clock cycles, an algorithm which may require orders of magnitude more clock cycles for execution if called as a subroutine in a conventional microprocessor or DSP.

This use of silverware modules, as a commingling of data and configuration information, in conjunction with the real-time reconfigurability of heterogeneous and fixed computational elements 250 to form different and heterogeneous computation units 200 and matrices 150, enables the ACE 100 architecture to have multiple and different modes of operation. For example, when included within a hand-held device, given a corresponding silverware module, the ACE 100 may have various and different operating modes as a cellular or other mobile telephone, a music player, a pager, a personal digital assistant, and other new or existing functionalities. In addition, these operating modes may change based upon the physical location of the device; for example, when configured as a CDMA mobile telephone for use in the United States, the ACE 100 may be reconfigured as a GSM mobile telephone for use in Europe.

With the adaptability of the ACE 100 based on the silverware, ensuring against rogue silverware is vital to maintaining proper device functionality. The aforementioned cross-referenced patent application discusses a network that allows for the distribution of the silverware in a manner that ensures security and integrity of the data transfer from a distribution source to an ACE. The present invention addresses a further issue of security arising once the silverware has been accepted by an ACE 100.

Once accepted (i.e., decrypted and verified) and licensed, the silverware is available for utilization by the ACE 100. As the size of silverware generally exceeds the on-chip memory 140 of the ACE 100, and as processing functions are not needed by the ACE 100, the availability of the silverware is maintained through storage of the silverware from chip program memory to off-chip storage, e.g., computer readable medium storage in a host system having a communications link to the ACE 100, such as a wireless network link, as shown in FIG. 1a. In order to avoid potential tampering of the silverware as it is moved to/from off-chip memory and/or the potential of unauthorized users accessing the silverware, the present invention provides an approach for securing the data being moved.

Referring now to FIG. 5, a block flow diagram illustrates a method for performing secure transfer of program code, i.e., silverware, from chip program memory to off-chip storage. In a preferred embodiment, the silverware that requires transfer is encrypted and hashed (step 1101). The encryption key and hash data may be retained within the ACE 100, e.g., in non-volatile storage on-chip. By way of example, SHA-MDC may be used as the encryption algorithm, but, other algorithms capable of performing sufficient encryption may be chosen according to particular design preferences, as is well understood in the art. The use of the encryption acts as a preventative step against the possibility of unauthorized access to the silverware in the off-chip storage.

Once encrypted, the transfer proceeds (step 1103). In a preferred embodiment, segmentation of the silverware occurs for the encryption and transfer process. The particular size of the segments/blocks of data may be chosen as desired. For example, the block size may be based on a chosen fixed block size. Alternatively, the size of the blocks may be based on the functions and subroutines of the code. As a further alternative, the block size may be based on the types of modules in the ACE 100, where the subroutines associated with each of the modules determines how the segments are separated.

When program code from the off-chip memory is retrieved back into the ACE 100 memory (step 1105), the process continues by decrypting and verifying the hash of the data before loading is completed (step 1107). If the hash of the decrypted data does not match the stored hash, then the loading is stopped (step 1109). If the hash does match, then the loading is continued and the ACE 100 is able to use the data (step 1111). In this manner, any modification that may have occurred to the data while off-chip/on the host can be detected and potential detrimental use of that modified data is successfully avoided.

From the foregoing, it will be observed that numerous variations and modifications may be effected without departing from the spirit and scope of the novel concept of the invention. It is to be understood that no limitation with respect to the specific methods and apparatus illustrated herein is intended or should be inferred. It is, of course, intended to cover by the appended claims all such modifications as fall within the scope of the claims.

Claims

1. A system to securely store a program code of an embedded system, the system comprising: a configurable integrated circuit, the configurable integrated circuit comprising: a memory to store a digitation file, the digitation file comprising a tightly coupled interdigitated stream comprising configuration information and data to be processed, wherein the memory includes an adaptive silicon foundation, and wherein the digitation file, when applied to the adaptive silicon foundation, provides a hardware designation and software application for the adaptive silicon foundation,a plurality of computational elements, andan interconnection network, the interconnection network adapted to configure the plurality of computational elements in response to the configuration information to perform any one of a plurality of algorithms in response to the configuration information; andcomputer readable medium storage external to the configurable integrated circuit for receiving a plurality of segmented encrypted digitation files from the configurable integrated circuit, each of the plurality of segmented encrypted digitation files including one or more of the algorithms,wherein the configurable integrated circuit is further adapted to: encrypt each of the digitation files and hash each of the digitation files to form hash data,separate each of the encrypted digitation files into a set of data blocks, wherein a size of the data blocks is based on the functions and subroutines included in the encrypted digitation file and is further based on module types associated with the modules included in the configurable integrated circuit,transfer each data block in the set of data blocks to the computer readable medium storage,retain an encryption key and the hash data in on-chip memory,retrieve a selected one of the segmented digitation files from the computer readable medium storage,decrypt on-chip the retrieved segmented encrypted digitation file and hash the decrypted digitation file, andwhen the hash data of the decrypted digitation file matches the retained hash data, separate the decrypted digitation file into a set of data blocks, wherein the size of the data blocks is based on the functions and subroutines included in the decrypted digitation file and is further based on module types associated with the modules included in the configurable integrated circuit, and provide the configuration information of the retrieved segmented digitation file to the interconnection network to configure the plurality of computational elements into one of a plurality of modes of operation to process the coupled data of the retrieved digitation file according to an algorithm in the retrieved segmented digitation file.

2. The system of claim 1 wherein the computer readable medium storage further comprises storage of a host computer system.

3. The system of claim 1 wherein the configurable integrated circuit further verifies the digitation file data when retrieved from the computer readable medium storage before utilization.

4. The system of claim 3 wherein the configurable integrated circuit decrypts and hashes the retrieved digitation file data and halts use of the retrieved digitation file data when the hash data of the retrieved digitation file data does not match the hash data of the transferred digitation file.

5. The system of claim 4 wherein the digitation file further comprises data, and wherein configurable integrated circuit proceeds with digitation file data use when the hash of the returned digitation file data matches the hash of the transferred digitation file date.

6. A system as claimed in claim 1 wherein the modes of operation comprise differing calculations, algorithms or processing functions to support any one of a plurality of differing types of computational units.

7. The system as claimed in claim 6 wherein the types of units include linear operations, non-linear operations, format state machines, memory management and digitation level manipulation.

8. A system as claimed in claim 1, wherein the coupled data is processed within the next two processor cycles.

9. A method for securely transferring program code of a configurable integrated circuit in an embedded system from an off chip distribution source to an on chip memory of an adaptive computing engine which is operable in a plurality of different modes, the configurable integrated circuit comprising the memory, a plurality of computational elements and an interconnection network, the interconnection network adapted to configure the plurality of computational elements to execute one of a plurality of different modes of operation in response to the configuration information, the method comprising: encrypting a digitation file at the configurable integrated circuit, the digitation file comprising configuration information for a selected one of the modes of the configurable integrated circuit and coupled data to be executed by the integrated circuit upon being configured according to the mode, wherein the memory includes an adaptive silicon foundation, and wherein the digitation file, when applied to the adaptive silicon foundation, provides a hardware designation and software application for the adaptive silicon foundation;hashing the digitation file on chip to form hash data;separating the digitation file into a set of data blocks, wherein a size of the data blocks is based on the functions and subroutines included in the digitation file and is further based on module types associated with the modules included in the configurable integrated circuit;transferring the encrypted and separated digitation file to a data storage device, the data storage device receiving and storing a plurality of different encrypted and separated digitation files from the configurable integrated circuit, and retaining an encryption key and the hash data in the on chip memory;the configurable integrated circuit retrieving the encrypted and separated digitation file from the off chip data storage device and decrypting the encrypted and separated digitation file in response to a received command;hashing the decrypted digitation file; andwhen the hash data of the decrypted digitation file matches the retained hash data, separating the decrypted digitation file into a set of data blocks, wherein the size of the data blocks is based on the functions and subroutines included in the decrypted digitation file and is further based on module types associated with the modules included in the configurable integrated circuit, and providing configuration from the decrypted digitation file information to the interconnection network to configure the plurality of computational elements into one of the plurality of modes of operation as defined by the decrypted digitation file to process the coupled data of the decrypted digitation file according to the one mode of operation, whereby the configurable integrated circuit is protected from tampered digitation file data.

10. The method of claim 9 further comprising utilizing algorithms within the configurable integrated circuit for encrypting and hashing digitation file data being moved from the memory to the data storage device.

11. The method of claim 10 further comprising utilizing algorithms within the configurable integrated circuit for decrypting and hashing the digitation file data retrieved from the data storage device.

12. The method of claim 11 further determining within the configurable integrated circuit whether the hash data of the retrieved digitation file data matches the retained hash data of the digitation file, and halting use of the retrieved digitation file data when the hash does not match.

13. The method of claim 9 wherein the step of transferring comprises transferring the digitation file data as segmented blocks of program code.

14. The method of claim 9, including repeating the steps of retrieving, hashing and processing at the same configurable integrated circuit for a plurality of the different modes of operation as defined by the hashed digitation files.

15. A system as claimed in claim 9, wherein the coupled data is processed within the next two processor cycles.