SELF-BOOTSTRAPPING FIELD EFFECT DIODE STRUCTURES AND METHODS

Abstract

A two terminal device which can be used for the rectification of the current. Internally it has a regenerative coupling between MOS gates of opposite type and probe regions. This regenerative coupling allows to achieve performance better than that of ideal diode.

Description

BACKGROUND

The present application relates to diode and rectifier structures and methods, and more particularly to structures and methods which include positive feedback in the device-level operation.

Note that the points discussed below may reflect the hindsight gained from the disclosed inventions, and are not necessarily admitted to be prior art.

Diodes are very common circuit elements used to perform rectification of an oscillating input signal. A typical rectifying diode has two external electrodes, and conducts current readily in a forward direction (ON state), and permits only small or no current flows in the reverse direction (OFF state). Schottky barrier diodes and synchronous rectifiers are typically used to perform this function for signals with amplitudes of less than 10V.

Schottky barrier diodes are simple to use but not very efficient. Typically they have a forward voltage drop above 0.35V at room temperature. If the output signal is 3.3V, then approximately 10% of the power will be wasted for rectification. This large energy loss for rectification is unacceptable for modern power supplies.

The ideal diode equation limits the forward voltage drop V_F for a given rectification ratio to

$V_F>\frac{\mathrm{kT}}{q}\ln \left(1+I_F/I_R\right)$

where I_F is a forward current, V_F is the forward bias voltage, I_R is the leakage current, k is Boltzmann's constant, and kT/q=0.0259V at room temperature T.

For example, for a Schottky diode conducting a current of 2 A, with 20 μA leakage current, the forward voltage drop is larger than 0.3V. There is very small room for improvement of Schottky diodes since they cannot be better than ideal.

To overcome the high losses on rectifiers for low voltage applications, synchronous rectification is often used. (See e.g. Cryssis G., “High Frequency Switching Power Supplies: Theory and Design”, McGraw-Hill, Inc., 2 edition 1989, p. 144. This entire book is hereby incorporated by reference.) Use of a MOSFET to perform the rectification function of the diode allows voltage drop on a rectifier be reduced to about 0.1V, leading to increased efficiency. However, the circuit implementation of synchronous rectification becomes more complicated. A controller is needed to provide the gate voltage and to change the MOSFET from the ON to the OFF state. Sensors are needed to tell the controller that the sign of the applied voltage has changed. This additional signal processing reduces both the speed of operation and reliability, and also substantially increases the cost of synchronous rectifiers because instead of a simple diode, one needs a much more complicated and expensive circuit.

Prior applications of the present inventors have described a “Regenerative Building Block” device, or “RBB.” This is a four-terminal device, which not only includes source/gate/drift/drain operating conventionally, but also a probe node which is connected to the drift region separately from the drain. As shown in Published US application US2009/0185404, the probe node can for example be positioned as if it were a lateral DMOS drain, while the main current flow goes vertically downward to a backside drain contact. Two such RBBs can be connected to provide a half-bridge, and two such half-bridges of opposite polarity can be connected together to provide a full-wave rectifier. The RBB itself is a useful building block, which is also used in some embodiments of the present application.

SUMMARY

The present application discloses new approaches to rectification, and new device structures used for these approaches. In some embodiments two field-effect devices of opposite polarities (opposite conductivity types) are connected back-to-back in a common-source configuration with gate connections which provide positive feedback, so that their drain terminals can serve as anode and cathode of (for example) a two-terminal rectifying diode.

The disclosed innovations, in various embodiments, provide one or more of at least the following advantages. However, not all of these advantages result from every one of the innovations disclosed, and this list of advantages does not limit the various claimed inventions.

Reduced forward voltage drop;

Improved efficiency;

Reduced leakage current;

Improved reverse recovery;

Simpler fabrication than a Schottky diode;

Less overhead circuitry than a synchronous rectifier; and

Ease of integration.

BRIEF DESCRIPTION OF THE DRAWINGS

The disclosed inventions will be described with reference to the accompanying drawings, which show important sample embodiments of the invention and which are incorporated in the specification hereof by reference, wherein:

FIGS. 1A/1B show a regenerative diode made of P-channel and N-channel MOSFETs. FIG. 1A shows the internal arrangement of an embodiment, while FIG. 1B shows how the device can be represented in conventional nomenclature.

FIG. 2 shows the expected IV curve for a regenerative diode.

FIG. 3 shows a regenerative diode made from P-channel and N-channel RBBs (Regenerative building block elements).

FIG. 4 shows an example of a discrete structure in which two RBBs are cross-coupled to provide a rectifying diode.

FIG. 5 shows an example of a regenerative diode made using n-type RBB and p-type MOSFET.

FIG. 6 shows a simulation of leakage current vs. reverse bias for a regenerative diode made from two normally ON RBBs.

FIG. 7 shows a simulation of forward voltage drop vs. applied current for a regenerative diode and for an ideal diode with 20 μA leakage current.

FIG. 8 shows a simulation of reverse recovery characteristics of a sample regenerative diode.

FIG. 9 shows an example of a regenerative diode made using n-type and p-type MOSFETs.

FIG. 10 shows a sample circuit implementation, in which a rectifying diode like that of FIG. 4, 5, 8, 11, or 12 is used in the Buck converter.

FIGS. 11 and 12 show two other sample embodiments, in which one or both sides of the rectifying diode are constructed using UMOS technology.

DETAILED DESCRIPTION OF SAMPLE EMBODIMENTS

The numerous innovative teachings of the present application will be described with particular reference to presently preferred embodiments (by way of example, and not of limitation). The present application describes several inventions, and none of the statements below should be taken as limiting the claims generally.

The present application provides several new classes of device, a self-bootstrapping rectifying diode, which can be viewed as a regenerative combination of MOSFETs and/or RBBs. In an embodiment, the device is particularly suited to fabrication of devices such as general-purpose rectifiers. Although those skilled in the art will quickly recognize that the present invention can be used to create a variety of semiconductor devices, for purposes of clarity the present invention will be described in the context of a rectifier.

Internally, it is built as a regenerative combination of MOSFETs and/or regenerative building blocks of the type described in Provisional U.S. Patent Application 61/022,968, Appendix B hereto: one of a P-type and the other of the N-type. The regenerative wiring produces the effect that two MOSFETs (RBBs) help each other to stay ON and also to stay OFF, depending on the direction of current flow. An embodiment of a regenerative diode made from two RBB's exhibits better than ideal diode performance similar to synchronous rectifiers. Since the regenerative diode has only two contacts, the control signal complexity of conventional synchronous rectifiers is avoided.

To achieve significant performance gains, the threshold voltage of each device is well controlled by carefully managing gate oxide thickness and dopant concentration under the gate. In an embodiment, good control over the dopant concentration is achieved using channel boron (arsenic) implantation step.

A generalized schematic representation of the internal configuration of one embodiment of a regenerative diode, comprising a combination of a specially-constructed N-type MOSFET G2 and a specially-constructed P-type MOSFET G1, is shown in FIG. 1A. The source electrodes S of the two MOSFET's are shorted. The drain electrode D2 of the N-type MOSFET G2 serves as a cathode K for the regenerative diode, and the drain electrode of the P-type MOSFET G1 as an anode A. When both MOSFETs are ON (forward bias), the gates have additional voltage that tend to open the channel for both MOSFETs. When both MOSFETs are OFF (reverse bias) the gate signals have opposite polarity and tend to close the channels. Thus the regenerative connection helps both MOSFETs to stay ON and to stay OFF. Thus, in terms of black box operation, the device operates as a diode, and can be represented by the conventional diode symbol shown in FIG. 1B.

FIG. 2 shows the schematic I-V curve, including all quadrants, for the regenerative diode operation of an embodiment of a device in accordance with the invention. It looks like a regular diode I-V curve, except for the negative resistance region, which is a result of device physics. The shape of the curve as a whole, including the negative resistance region, depends on geometry and the doping concentrations of the constituent MOSFETs and therefore is adjustable. Notice that, to operate at small voltages, each MOSFET should have a small threshold voltage and therefore a small gate oxide thickness. For lower power devices, such as those incorporated into integrated circuits, which typically have all three terminals on the top surface, full drain voltage still can be applied to the gate in many embodiments. However, for embodiments designed for handling significant power, practically one cannot apply full drain voltage to the low threshold gate, since the thin gate oxide may be damaged and the device may be destroyed.

In those cases where applying the full drain to source voltage can be dangerous for the gate, a regenerative building block (RBB) can replace one or both MOSFETs. The RBB has an additional probe electrode. The probe electrode of the RBB provides a low voltage and well-defined regenerative signal, which is well-suited for the gate electrode of the adjacent device.

FIG. 3 shows a regenerative diode made from P-channel and N-channel RBBs (Regenerative building block elements). The Probe electrode of each RBB is connected to the Gate electrode of the other RBB for automatic switching between ON and OFF states. In the illustrated embodiment, RBB1 is p-type and RBB2 is n-type. The gate electrode of each RBB, indicated as G1 and G2, is controlled by a regenerative signal from the probe contact P2 (and P2′) of the other RBB. The source electrodes S are shorted. The resulting regenerative diode has only two external contacts at each drain, with drain 310, connected to D1 serving as the anode, and drain 320, connected to D2, serving as the cathode. The device can thus be represented as a regular diode, as shown.

FIG. 4 shows an example of a discrete structure in which two RBBs are cross-coupled to provide a rectifying diode. The source contacts 405 and 405′ of two RBB's are shorted together. The gate electrodes 415 and 415′ of each RBB are controlled by a regenerative signal from the probe contact 420 or 420′ of the other RBB. The only two external contacts are the drains 410 and 410′. The drain contact 410′ of N-type RBB serves as cathode and the drain contact 410 of the P-type RBB serves as the anode. For the forward bias, when positive voltage is applied to the anode, the current flows up from drain 410 to Probe region contact node (the n++connected to contact 420) and then horizontally from this Probe region through the channel under the gate 415 to the P-type source and its contact 405. Then current flows from source contact 405′ and the n-type source to Probe region 420′ horizontally, and then vertically from Probe region to the cathode (or drain 410′). For the reverse bias the current flows in the opposite direction. The big regions where the current flows vertically allow one to make devices with higher rated voltage, compared to those of FIG. 1 (or FIG. 9).

Rectifying diodes, in accordance with another family of embodiments, can be also made from a combination of an RBB and a MOSFET. FIG. 5 demonstrates one example of such a regenerative diode, which in this example is made using n-type RBB and p-type MOSFET. The RBB and MOSFET are integrated into one device. In an embodiment, the thickness of the gate oxide and the doping in the channel region are carefully managed to optimize device performance. In addition, N++doping in the probe opening is preferred over P++doping in at least some embodiments. A metal contact to the probe region might be preferred over the P-poly contact 420′ in some embodiments.

Computer simulations with TCAD software were performed for the design shown in FIG. 5. The result for the reverse bias is shown on FIG. 6. The expected negative resistance region is observed for reverse bias above 0.2V (IR=18 μA). The leakage current is less than 20 μA for any reverse bias below 20V. This figure shows a simulation of leakage current vs. reverse bias for a regenerative diode made from two normally ON RBBs. Leakage current is less than 20 μA for any reverse bias.

FIG. 7 shows a simulation of forward voltage drop vs. applied current for a regenerative diode (black line). The gray curve is the IV curve for an ideal diode with 20 μA leakage current. The forward voltage on a diode at 1 A current is about 0.15V, while the ‘ideal’ diode has VF=0.28V. Thus the performance of a regenerative diode in accordance with the invention is better than that of an ideal diode! To obtain the same VF the ideal diode should have area about 100 times bigger than a regenerative diode as disclosed herein.

It can therefore be appreciated that the performance characteristics of regenerative diode in accordance with the invention are approaching those of synchronous rectifiers, while the device of the present invention does not need either a controller or the circuit associated with the controller implementation typically required of synchronous rectifiers.

The reverse recovery transient behavior of the regenerative diode is shown in FIG. 8. It demonstrates that transient time is about 50 ns, which is typical reverse recovery time of the synchronous rectifier's body diode. The transient behavior of the RBB's can be optimized to provide maximum frequency operation with minimum EMI by changing doping profiles and devices geometries, including particularly channel boron dosage, gate oxide thickness, and the width of the probe opening. The transient behavior typically is impacted by the gate capacitance, since carriers are accumulated under the gate during forward bias. The gate oxide on the RBB can be thinned, or, as discussed hereinafter, removal of part of the gate during processing assists in compensating for any capacitance increase. From the foregoing, it can be appreciated that the regenerative diodes of the present invention do not need additional circuit elements and, due to their improved performance relative to the art, also permit increased frequency of operation.

FIG. 9 shows an example of a regenerative diode made using n-type and p-type MOSFETs. Both anode and cathode contacts are on the surface of silicon. This sample embodiment is made from n-type and p-type MOSFETs, according to the schematics shown on FIG. 1. This implementation is particularly suitable for implementation in the integrated circuits, since both contacts (anode and cathode) lie on the top of the structure.

It will be appreciated from the foregoing that careful control of threshold voltage of each device can result in materially improved performance. This can be achieved by carefully managing gate oxide thickness and dopant concentration under the gate. In an embodiment, good control over the dopant concentration is achieved using a channel boron (arsenic) implantation step.

In at least some embodiments a gate oxide thickness in the range of 50-100 Å has proven effective for at least some embodiments. For polysilicon gates on N and P type material, the dopant concentration in the channel region is generally in the range 3E16-6E17 cm⁻³ for a regenerative diode, and more frequently in the range 2-4E17, and in the range of 8E17-2E18 for half-bridge embodiments. For metal gates, where the work function differs from polysilicon, the range of dopant concentration can change for some embodiments, and can be approximately 5E16-5E18.

For reverse voltages above 5V, embodiments like that of FIG. 5 are generally preferable to those like FIG. 9. The structure on FIG. 9 has the problem, since typical gate oxide thickness is about 50 A, which can withstand only 5V. (higher voltage will damage the gate).

On FIG. 5 there is a small current through P++(or N++) Probe zone to charge the gate of MOSFET. In static situation this current is zero (otherwise the charge on the gate will be increasing).

Configuration of the RBB with an N-drift region is preferred over P-drift region. It will lead to smaller forward voltage VF, since electron mobility is about 3 times higher than hole mobility.

Typically there is practically no current through the P-well in FIGS. 5 and 9. Current goes horizontally from anode to cathode in FIG. 5, and both P and N drift regions do not carry current.

In FIG. 5, optionally one can design big P and small N regions. In FIG. 9 Current goes horizontally from anode to the Probe region and then vertically from Probe region to cathode.

In FIG. 9 the voltage on the probe node will be roughly in between the two drain voltages. However, in FIG. 5 the V_DS on RBB will be higher than V_DS on MOSFET during reverse bias. RBB has N-drift region that allows it to develop a wide depletion region, and thus withstand high voltage.

One of the typical application for the regenerative field effect diode is shown in FIG. 10. It can be used instead as a diode in the Buck converter. For the diode with rated voltage of 20V, the voltage drop on Schottky diode is about 0.35V, which can significantly contribute to the losses for the output voltage Vout<10V. Thus often the synchronous rectifier is used in the Buck circuit for the low voltage applications. It can provide very low forward losses, since forward voltage drop is typically around 0.1V. However, the use of synchronous rectifiers may slow down the operation frequency of the Buck converter. One should avoid the situation when both MOSFET and diode of the Buck converter are in the ON state, because it will short the input. Therefore during switching there is some time when both MOSFET and diode are in OFF state, which requires reducing the frequency. In addition, since the current through inductor cannot be stopped, a freewheeling diode should be placed in parallel with synchronous rectifier, leading to the cost increase. The regenerative diode will have the forward voltage drop about 0.2V and will automatically switch from ON to OFF state. Thus it will provide a better efficiency than Schottky diode with similar switching speed. The regenerative diode will have smaller efficiency than synchronous rectifier, but it will have simpler circuit implementation, cost less and can be operated at higher frequency.

In this circuit the control voltage VG is provided by PWM chip, which turns ON and OFF the discrete MOSFET. For the low voltage application, the diode should be replaced by synchronous rectifier. There is some dead time when both MOSFET and synch. rectifier both in OFF state, and therefore one needs freewheeling diode in parallel with synch. rectifier. The regenerative rectifying diode will automatically switch between ON and OFF and will be faster than synch. rectifier. The VF of regenerative diode is about 0.2V, that of the synch. rectifier -about 0.1V, and Schottky diode about 0.35V.

FIGS. 11 and 12 show, that the gates of regenerative field effect diode can be built also using UMOS technology. These modifications can provide higher Probe voltage and be used with thicker gate oxides, which may be preferable for some applications. Of course, many other implementations of vertical transistor structures are also possible.

Note that the operation of this device as a rectifying diode is quite different from normal MOSFET operation, where the polarity of the voltage between source and drain does not change. By contrast, with a rectifying diode the polarity will switch during operation, and sometimes the drain rather than the source will inject majority carriers.

Even more importantly, the cross-coupling between the N-channel and P-channel components of the diode changes the barrier heights advantageously. A normal field effect diode (like SBR) will have a constant potential barrier height between source and channel region, and therefore this method of rectification is very similar to Schottky barrier rectification. By contrast, using a regenerative (or bootstrap) diode as described above. the potential barrier height is modified by the applied gate voltage. Thus during forward bias (+ to anode and − to cathode) the potential barriers are slightly reduced. While in reverse bias the barrier height is automatically strongly increased by the gate voltage, leading to smaller leakage. Thus the main distinction of the new rectification method is the automatic barrier height adjustment during operation

As discussed above, the use of RBB for one of the complementary devices provides the advantage of higher reverse breakdown voltage. On the other hand, the use of a simple MOSFET for one of the complementary devices aids integration, and also slightly reduces the forward voltage drop. Thus the combination of one RBB with one MOSFET is particularly advantageous. Even more specifically, the combination of an N-type RBB with a PMOS device, as shown for example in FIG. 9, appears to be a highly favored combination.

According to various disclosed embodiments, there is provided: A semiconductor diode comprising: first and second field-effect-gated current-conducting devices of opposite respective conductivity types, having respective sources thereof connected together, and each having a respective gate connected to the potential of a respective drift region of the other said MOS-gated device; said field-effect-gated current-conducting devices each having respective drain terminals, which are externally connected to provide anode and cathode connections respectively; wherein said devices have no other external electrical connection.

According to various disclosed embodiments, there is also provided:_A semiconductor device comprising:_a first semiconductor channel which electrically separates a first semiconductor source of a first conductivity type from a first drift region, and which is gated by a first gate electrode; a second semiconductor channel which electrically separates a second semiconductor source of a second conductivity type from a second drift region, and which is gated by a second gate electrode; said first and second sources being electrically connected together; a first external terminal, which is operatively connected to receive first-type majority carriers through said first drift region, and a second external terminal, which is operatively connected to receive second-type majority carriers through said second drift region; said first gate electrode being operatively connected to receive a potential which is dependent on the potential of said second drift region, and said second gate electrode being operatively connected to receive a potential which is dependent on the potential of said first drift region; whereby said first and second terminals provide rectification therebetween.

According to various disclosed embodiments, there is provided: A merged semiconductor device comprising: a first field-effect transistor structure, having a first semiconductor channel which electrically separates a first semiconductor source of a first conductivity type from a first drift region, and which is gated by a first gate electrode; said first drift region supplying first-type majority carriers both to a first drain structure, and also to a first probe node which is electrically separate from said first drain structure; a second field-effect transistor structure, having a second semiconductor channel which electrically separates a second semiconductor source of a second conductivity type from a second drift region, and which is gated by a second gate electrode; said second drift region supplying second-type majority carriers at least to a second drain structure; wherein said second gate electrode is connected to said first probe node, and said first gate electrode is connected to be driven by said second drift region; said first and second sources being electrically connected together; and said first and second drains being externally connected to provide rectification therebetween.

According to various disclosed embodiments, there is provided: A semiconductor device operable as a diode comprising Cathode contact made to a first drain region of the n-type conductivity, operatively coupled to a first source region, first gate region and first probe region; Anode contact made to a second drain region of the p-type conductivity, operatively coupled to a second source region, second gate region and second probe region; The first probe region being connected to the second gate region; the first gate region being connected to the second probe region; and the first source region being connected to the second source region.

According to various disclosed embodiments, there is also provided:_A method for rectifying current from an anode terminal to a cathode terminal, comprising the actions of: a) when said cathode terminal is more negative than said anode terminal, then sinking current from said anode terminal through a first drift region and a first field-effect-gated channel to an n-type source, and also sourcing current to said cathode terminal from a p-type source through a second field-effect-gated channel and a second drift region; said n-type and p-type sources being electrically connected together; said second channel being gated by a second gate electrode which is coupled to said first drift region; and said first channel being gated by a first gate electrode which is coupled to said second drift region; to thereby reduce the potential barrier between said source and channel is reduced during forward bias conditions, and increase the potential barrier height during reverse bias conditions.

Modifications and Variations

As will be recognized by those skilled in the art, the innovative concepts described in the present application can be modified and varied over a tremendous range of applications, and accordingly the scope of patented subject matter is not limited by any of the specific exemplary teachings given. It is intended to embrace all such alternatives, modifications and variations that fall within the spirit and broad scope of the appended claims.

For example, as extensively discussed above, various combinations of MOS devices and RBB devices can be used to make up the complementary back-to-back pair.

For another example, the gate electrodes can be polysilicon (as in the embodiments described above), or can be silicided, or one or both can be metal (and possibly two different metals).

For another example, while the above examples are implemented in silicon, it is also possible to use SiGe, or many other semiconductors.

Note that both integrated and discrete embodiments have been described. Other modifications can be made for integration, such as use of a buried layer for the drain of the RBB, with electrical connection through a sinker diffusion.

While several described embodiments have the advantage of providing a two-terminal device, it is also possible to bring out external connections for one or both of the probe nodes and/or gate terminals.

It should also be noted that RBB devices do not strictly have to be vertical or quasi-vertical devices, as shown in the illustrated examples. Instead, a lateral RBB can be configured (alternatively and less preferably), by locating a probe node in proximity to the drift region of a large LDMOS.

Many other process modifications and device structures are also possible, as is well known to those skilled in the art of semiconductor devices.

None of the description in the present application should be read as implying that any particular element, step, or function is an essential element which must be included in the claim scope: THE SCOPE OF PATENTED SUBJECT MATTER IS DEFINED ONLY BY THE ALLOWED CLAIMS. Moreover, none of these claims are intended to invoke paragraph six of 35 USC section 112 unless the exact words “means for” are followed by a participle.

The claims as filed are intended to be as comprehensive as possible, and NO subject matter is intentionally relinquished, dedicated, or abandoned.

Claims

1. A semiconductor diode comprising: first and second field-effect-gated current-conducting devices of opposite respective conductivity types, having respective sources thereof connected together, and each having a respective gate connected to the potential of a respective drift region of the other said MOS-gated device;said field-effect-gated current-conducting devices each having respective drain terminals, which are externally connected to provide anode and cathode connections respectively;wherein said devices have no other external electrical connection.

2. A semiconductor device comprising: a first semiconductor channel which electrically separates a first semiconductor source of a first conductivity type from a first drift region, and which is gated by a first gate electrode;a second semiconductor channel which electrically separates a second semiconductor source of a second conductivity type from a second drift region, and which is gated by a second gate electrode;said first and second sources being electrically connected together;a first external terminal, which is operatively connected to receive first-type majority carriers through said first drift region, and a second external terminal, which is operatively connected to receive second-type majority carriers through said second drift region;said first gate electrode being operatively connected to receive a potential which is dependent on the potential of said second drift region, and said second gate electrode being operatively connected to receive a potential which is dependent on the potential of said first drift region;whereby said first and second terminals provide rectification therebetween.

3. A merged semiconductor device comprising: a first field-effect transistor structure, having a first semiconductor channel which electrically separates a first semiconductor source of a first conductivity type from a first drift region, and which is gated by a first gate electrode; said first drift region supplying first-type majority carriers both to a first drain structure, and also to a first probe node which is electrically separate from said first drain structure;a second field-effect transistor structure, having a second semiconductor channel which electrically separates a second semiconductor source of a second conductivity type from a second drift region, and which is gated by a second gate electrode; said second drift region supplying second-type majority carriers at least to a second drain structure;wherein said second gate electrode is connected to said first probe node, and said first gate electrode is connected to be driven by said second drift region;said first and second sources being electrically connected together; andsaid first and second drains being externally connected to provide rectification therebetween.

4. The device of claim 1, wherein said first gate electrode is connected to said second external terminal.

5. The device of claim 1, wherein said first conductivity type is n-type, and said first-type majority carriers are electrons.

6. The device of claim 1, wherein said first gate electrode is connected to said second external terminal, and said second gate electrode is connected to said first external terminal.

7. The device of claim 1, wherein said second gate electrode is connected to a first probe node which is fed by said first drift region, and wherein said first probe node is not itself connected to said first external terminal.

8. The device of claim 1, wherein said second gate electrode is connected to a first probe node which is fed by said first drift region, and wherein said first probe node is not itself connected to said first external terminal; and wherein said first gate electrode is connected to a second probe node which is fed by said second drift region, and wherein said second probe node is not directly connected to said second external terminal.

9. The device of claim 1, wherein said first and second gate electrodes have different respective work function values.

10. The device of claim 1, wherein said first and second gate electrodes are made from polycrystalline semiconductor materials with opposite respective doping types.

11. The device of claim 1, wherein said first and second channels both have a lateral-DMOS configuration.

12. The device of claim 1, wherein said second drift region is substantially lateral, and said first drift region extends vertically downward to a backside drain connection structure.

13. The device of claim 1, wherein said first and second gate electrodes are each insulated from said respective channels.

14. The device of claim 1, wherein both said drift regions extend vertically downward, in separate respective semiconductor crystals, to respective backside drain connection structures.

15. The device of claim 2, wherein said first gate electrode is connected to said second external terminal.

16. The device of claim 2, wherein said first conductivity type is n-type, and said first-type majority carriers are electrons.

17. The device of claim 2, wherein said first gate electrode is connected to said second external terminal, and said second gate electrode is connected to said first external terminal.

18. The device of claim 2, wherein said second gate electrode is connected to a first probe node which is fed by said first drift region, and wherein said first probe node is not itself connected to said first external terminal.

19. The device of claim 2, wherein said second gate electrode is connected to a first probe node which is fed by said first drift region, and wherein said first probe node is not itself connected to said first external terminal; and wherein said first gate electrode is connected to a second probe node which is fed by said second drift region, and wherein said second probe node is not directly connected to said second external terminal.

20. The device of claim 2, wherein said first and second gate electrodes have different respective work function values.

21. The device of claim 2, wherein said first and second gate electrodes are made from polycrystalline semiconductor materials with opposite respective doping types.

22. The device of claim 2, wherein said first and second channels both have a lateral-DMOS configuration.

23. The device of claim 2, wherein said second drift region is substantially lateral, and said first drift region extends vertically downward to a backside drain connection structure.

24. The device of claim 2, wherein said first and second gate electrodes are each insulated from said respective channels.

25. The device of claim 2, wherein both said drift regions extend vertically downward, in separate respective semiconductor crystals, to respective backside drain connection structures.

26. The device of claim 3, wherein said first gate electrode is connected to said second external terminal.

27. The device of claim 3, wherein said first conductivity type is n-type, and said first-type majority carriers are electrons.

28. The device of claim 3, wherein said first gate electrode is connected to said second external terminal, and said second gate electrode is connected to said first external terminal.

29. The device of claim 3, wherein said second gate electrode is connected to a first probe node which is fed by said first drift region, and wherein said first probe node is not itself connected to said first external terminal.

30. The device of claim 3, wherein said second gate electrode is connected to a first probe node which is fed by said first drift region, and wherein said first probe node is not itself connected to said first external terminal; and wherein said first gate electrode is connected to a second probe node which is fed by said second drift region, and wherein said second probe node is not directly connected to said second external terminal.

31. The device of claim 3, wherein said first and second gate electrodes have different respective work function values.

32. The device of claim 3, wherein said first and second gate electrodes are made from polycrystalline semiconductor materials with opposite respective doping types.

33. The device of claim 3, wherein said first and second channels both have a lateral-DMOS configuration.

34. The device of claim 3, wherein said second drift region is substantially lateral, and said first drift region extends vertically downward to a backside drain connection structure.

35. The device of claim 3, wherein said first and second gate electrodes are each insulated from said respective channels.

36. The device of claim 3, wherein both said drift regions extend vertically downward, in separate respective semiconductor crystals, to respective backside drain connection structures.

37. A semiconductor device operable as a diode comprising a. Cathode contact made to a first drain region of the n-type conductivity, operatively coupled to a first source region, first gate region and first probe region;b. Anode contact made to a second drain region of the p-type conductivity, operatively coupled to a second source region, second gate region and second probe region;c. The first probe region being connected to the second gate region;d. The first gate region being connected to the second probe region; ande. The first source region being connected to the second source region.

38. The device of claim 37, wherein said first drain region and first probe region are the same.

39. The device of claim 37, wherein said first drain region and first probe region are the same, and said second drain region and second probe region are the same.

40. A method for rectifying current from an anode terminal to a cathode terminal, comprising the actions of: a) when said cathode terminal is more negative than said anode terminal, then sinking current from said anode terminal through a first drift region and a first field-effect-gated channel to an n-type source, and also sourcing current to said cathode terminal from a p-type source through a second field-effect-gated channel and a second drift region;said n-type and p-type sources being electrically connected together;said second channel being gated by a second gate electrode which is coupled to said first drift region; and said first channel being gated by a first gate electrode which is coupled to said second drift region;to thereby reduce the potential barrier between said source and channel is reduced during forward bias conditions, and increase the potential barrier height during reverse bias conditions.