Self-testing circuit interrupting device

Information

  • Patent Grant
  • 7852606
  • Patent Number
    7,852,606
  • Date Filed
    Wednesday, August 23, 2006
    18 years ago
  • Date Issued
    Tuesday, December 14, 2010
    14 years ago
Abstract
There is disclosed a self-testing circuit interrupting device which provides uninterrupted power to a load during a complete electronic and electromechanical components self test to allow autonomous periodic automated self testing without damaging or resetting connected load equipment.
Description
FIELD OF THE INVENTION

The present invention is directed to the family of resettable circuit interrupting devices and systems which include, without limitation, ground fault circuit interrupters (GFCI's), arc fault circuit interrupters (AFCI's), immersion detection circuit interrupters (IDCI's), appliance leakage current interrupters (ALCI's), circuit breakers, contactors, latching relays and solenoid mechanisms. More particularly, the present application is directed to an autonomous periodic full function testing system for such devices and systems.


DESCRIPTION OF THE RELATED ART

The electrical wiring device industry has witnessed an increasing call for circuit breaking devices or systems which are designed to interrupt power to various loads, such as household appliances, consumer electrical products and branch circuits. In particular, electrical codes require electrical circuits in home bathrooms and kitchens to be equipped with ground fault circuit interrupters, for example. Presently available GFCI devices, such as the device described in commonly owned U.S. Pat. No. 4,595,894, use a trip mechanism to mechanically break an electrical connection between one or more input and output conductors. Such devices are resettable after they are tripped by, for example, the detection of a ground fault. In the device discussed in the '894 patent, the trip mechanism used to cause the mechanical breaking of the circuit (i.e., the connection between input and output conductors) includes a solenoid (or trip coil). A user controlled manually operated test button is used to test the trip mechanism and circuitry used to sense faults and a manually operated reset button is used to reset the electrical connection between input and output conductors.


However, instances may arise where an abnormal condition, caused by for example a lightening strike, occurs which may result not only in a surge of electricity at the device and a tripping of the device but also a disabling of the trip mechanism used to cause the mechanical breaking of the circuit. This may occur without the knowledge of the user. Under such circumstances an unknowing user, faced with a GFCI which has tripped, may press the reset button which, in turn, will cause the device with an inoperative trip mechanism to be reset without the fault protection available.


To insure that the devices are providing the protection that they are designed to provide, they should be tested by the user on a specific schedule and preferably every three or four weeks. This is not only impracticable for a home owner, but a very expensive, time consuming and difficult procedure in a building such as a hotel or large motel where each unit has a bathroom that is equipped with a GFCI which must be tested.


What is needed is a fault interrupter such as a GFCI which performs autonomous periodic automatic self testing without interrupting power to a connected load during these tests.


SUMMARY OF THE INVENTION

The present invention relates to resettable circuit interrupting devices, such as but not limited to GFCI devices that performs autonomous periodic automated self testing without interrupting power to a connected load if the test is passed and can include a reset lockout mechanism which prevents the resetting of electrical connections (or continuity) between input and output conductors if the circuit interrupter used to break the connection is non-operational or if an open neutral condition exists.


The circuit interrupting device includes an input conductive path and an output conductive path. The input conductive path is capable of being electrically connected to a source of electricity. The output conductive path is capable of conducting electrical current to a load when electrical continuity is established with the input conductive path. The device also includes a circuit interrupter configured to break electrical continuity between the input and output conductive paths in response to the occurrence of a predetermined condition. Said circuit interrupter may be comprised of electro-mechanical mechanisms, such as movable electrical contacts and solenoids, and/or of semiconductor type switching devices. Predetermined or predefined conditions can include, without limitations, ground faults, arc faults, appliance leakage current faults, immersion faults and a test cycle. The device also includes a microcontroller (or logic circuit) which evaluates the predefined conditions and determines whether or not to activate the circuit interrupter, performs self-tests on the device electronics and electro-mechanical components, and performs other typical logic functions.


In a first embodiment of the present invention, the circuit interrupter is comprised of two relays wired in parallel to provide power to the load. One relay is the main relay, which is normally energized and the other relay is the auxiliary relay which is energized only when a test is being performed. Each relay is electro-mechanically designed such that if its current carrying members are in the off position they cannot be in the on position, and sensors or additional relay contacts are employed to sense that the relay is in its off position.


A self test sequence is initiated by moving the auxiliary relay to its on position while the main relay is also in its on position. The main relay is then moved to its off position, verification that the main relay is in its off position is made, and then the main relay is restored to its on position. Finally, the auxiliary relay is restored back to its off position. Should any step fail, a self destruct mechanism is activated to permanently remove power to the load.


The auxiliary relay may be physically smaller than the main relay, as it need only carry current briefly. One or both of the relays may be under direct control of a fault detector, or they may be controlled by a microcontroller or logic circuit which has a fault detector as an input. To avoid accidental engagement of the auxiliary relay, its control circuit may employ an energy reservoir (such as a capacitor) which is charged slowly before engagement and which discharges quickly to maintain the auxiliary relay in a closed position.


In a second embodiment, a single relay is provided with two conducting positions (each connected to the same load) and a center-off position. This embodiment allows a single motion to both disconnect and re-connect power to the load, said single motion performed (by the microcontroller or logic circuit) proximate to the power line voltage zero cross. A self test sequence in this second embodiment consists of moving the relay contacts from one conducting position to the other. The slight abnormality of the voltage wave at the load should not disturb connected load equipment, but can be detected by sensors to verify proper relay operation.


The time delay between electronic activation of the relay and its eventual movement may be design characterized, factory calibrated, and/or automatically adaptively adjusted after installation. Together with a power line voltage zero cross detection circuit, relay movement timing can be precisely controlled to occur proximate to the zero cross. Damping means may be employed to reduce contact landing bounce.


LED emitter/detector pair, hall sensors, or the load voltage waveform itself may be employed to sense relay position. An additional load may be applied downstream of the relay mechanism, either briefly or continuously, to negate load capacitance while sensing load voltage.


In a third embodiment of the invention, a single relay and precise timing are employed. A self test sequence consists of causing a brief “hiccup” type of motion of the relay which will very briefly disconnect and immediately re-connect power to the load. This motion is preformed proximate to the power line voltage zero cross. The slight abnormality of the voltage waveform at the load should not cause any disturbance in connected equipment, but can be detected by sensors to verify proper relay operation.


It is to be noted that a continuously held relay at its near closed position may require a much greater closing force to be applied than the opening force that is required. This difference facilitates very brief disconnect times. Also, it should be noted that regardless of the style of relay used, relay electromechanical characteristics may require that the reconnect signal be applied to the relay even before the disconnect signal has caused a disconnect.


The time delay between electronic activation of the relay and its eventual movement may be design characterized, factory calibrated, and/or automatically adaptively adjusted after installation. Together with a power line voltage zero cross detection circuit, relay movement timing is precisely controlled to occur proximate to the zero cross. Damping means may be employed to reduce contact landing bounce.


LED emitter/detector pairs, hall sensors, or the load voltage waveform itself may be employed to sense the relay position. An additional load may be applied down stream of the relay mechanism, either briefly or continuously, to negate load capacitance while sensing load voltage.


The foregoing has outlined, rather broadly, the preferred feature of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiment as a basis for designing or modifying other structures for carrying out the same purposes of the present invention. While the present invention is embodied in hardware, alternate equivalent embodiments may employ, whether in whole or in part, firmware and software. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the invention in its broadest form.





BRIEF DESCRIPTION OF THE DRAWINGS

Other aspects, features, and advantages of the present invention will become more fully apparent from the following detailed description, the appended claim, and the accompanying drawings in which similar elements are given similar reference characters, wherein:



FIG. 1 is a block diagram of a first embodiment of structure in accordance with the principles of the invention;



FIG. 2 is a chart of the sequence of events during operation of the autonomous periodic automated self test cycle of the embodiment of FIG. 1;



FIG. 3 is a block diagram of a second embodiment of structure in accordance with the principles of the invention;



FIG. 4 is a chart of the sequence of events during operation of the autonomous periodic automated self test cycle of the embodiment of FIG. 3;



FIG. 5 is a block diagram of a third embodiment of structure in accordance with the principles of the invention;



FIG. 6 is a chart of the sequence of events during operation of the autonomous periodic automated self test cycle of the embodiment of FIG. 5; and



FIG. 7 is a mechanical drawing of one implementation of the main or auxiliary relay in the first embodiment in accordance with the principles of the invention.





DETAILED DESCRIPTION

The present invention relates to resettable circuit interrupting devices, such as but not limited to GFCI devices that performs autonomous periodic automated self testing without interrupting power to a connected load if the test is passed.


Referring to FIG. 1, there is shown a block diagram of a first embodiment of structure to obtain autonomous periodic automated self testing of a circuit interrupting device. Line phase 100 and neutral 102 conductors are coupled through differential transformer 104, 106 to movable contacts 108, 110 of main relay 112 which is a double pole double throw relay. Stationary contacts 114, 116, which cooperate with movable contact 108, are coupled to main relay sense circuit 118 and the load phase terminal respectively. Stationary contacts 120, 122, which cooperate with movable contact 110, are coupled to main relay sense circuit 118 and the load neutral terminal respectively. Heat sensitive elements such as fuses 124 can be connected in series with the load phase and neutral conductors. Positioned in close proximity to the fuses is a heating element which is energized by self destruct control 126 which is connected to and controlled by microcontroller 128. The movable contacts 130, 132 of auxiliary relay 134, which is a double pole double throw relay are electrically connected to the movable contacts of main relay 112. Stationary contacts 136, 140 of relay 134 are connected to covering relay sense which is connected to the microcontroller to indicate the open/close state of the contacts of relay 134. Auxiliary relay control 146, which is selectively energized by microcontroller 128, controls the flow of current to the coil of auxiliary relay 134. Main relay control 148, which is selectively energized by microcontroller 128, controls the flow of current to the coil of main relay 112. Load sensor 150 is connected across the load phase and neutral conductors and is connected to indicate the presence or absence of voltage at the load conductors to microcontroller 128. A fault inducer 152 which is controlled by microcontroller 128 is connected to induce a fault in the line phase and/or neutral conductors for sensing by the differential transformers 104, 106. Fault detector 154 is connected to send a fault signal to microcontroller 128 upon sensing a fault in the differential transformers. Power supply 156 is provided to supply power to the microcontroller and each of the other circuits as required. Fuses 124 are used to disconnect the load from the line terminals.



FIG. 2 is a chart of the sequence of events during operation of the autonomous periodic automated self test operation of the embodiment of FIG. 1. It is to be noted that FIG. 2 is self explanatory and, therefore, in the interest of brevity, the various steps of the cycle as shown in FIG. 2 will not be further described.


Continuing with FIGS. 1 and 2, the steps of the self test sequence is as follows;

    • Verify the fault detector is reporting no fault;
    • Induce a fault;
    • Verify the fault detector reports a fault;
    • Deactivate fault inducer;
    • Verify the fault detector no longer reports a fault;
    • Verify that the main relay is in its on position;
    • Verify that the auxiliary relay is in its off position;
    • Verify that load power is present;
    • Move auxiliary relay to its on position;
    • Verify that the auxiliary relay is in its on position;
    • Move main relay to off position;
    • Verify that the main relay is in its off position;
    • Verify that load power is present;
    • Move main relay back to its on position;
    • Verify that the main relay is back in its on position;
    • Move the auxiliary relay back to its off position;
    • Verify that the auxiliary relay is back in its off position;
    • Verify that load power is present.


It is understood that one or more of the steps above may be eliminated and/or other steps may be included, and that electronics tests including those involving the fault detector are largely independent of the electromechanical tests (of the relay mechanism) and can therefore take place before, during, or after such electromechanical tests.


If any of the above itemized steps is negative or times out, either the relay control mechanisms 146, 148, or the self destruct control 126 can be employed to remove power from the load. If the self destruct control 126 is employed, fuses 124 which are in series with the phase and neutral conductors are raised to a high temperature using a heating element such as a resistor which can be sandwiched between and used to heat the fuses until they melt. The fuses and the heating element can be located in an insulating wrapper.


Referring to FIG. 3, there is shown the block diagram of a second embodiment of structure for autonomous periodic automated self testing a circuit interrupter; and FIG. 4 which is a chart of the sequence of events during operation of the autonomous periodic automated self test operation of the embodiment of FIG. 3. The event sequence in FIG. 4 is self explanatory and, therefore, in the interest of brevity, a further narrative description of the various steps of the cycle as shown in FIG. 4 would only be repetitious and, therefore, is not here provided. Referring to FIG. 3, the various blocks of circuits which are common with the blocks of circuits of the first embodiment shown in FIG. 1 will not again be referred to in this detailed description. In the embodiment of FIG. 3, instead of using two relays connected in parallel, a single relay is used which has a center off position and two conducting positions where each position is connected to the same load. This embodiment allows a single motion to both disconnect and reconnect power to the load, thereby minimizing the time during which the load is disconnected from power. Referring to FIG. 3, the single motion is performed proximate to the power line voltage zero cross. A self test sequence consists of moving the relay contacts from one conducting position to the other. Relay sense 162 is employed to verify the relay indeed moved from one conducting position to the other. The slight abnormality of the voltage waveform at the load will not disturb equipment connected to the load conductors, and is detected by load sense 150 to verify proper relay operation. To accommodate capacitive loads, which would slow down rapid changes of voltage, load load 151 is activated by microcontroller 128 as needed to bleed excess charge off the load thereby allowing load sense 150 to accurately detect the slight abnormality of the load voltage waveform. The time delay between electronics activation of the relay and its eventual movement may be design characterized, factory calibrated, and/or automatically adaptively adjusted after installation. Together with power line voltage zero cross detector 164, relay movement is precisely controlled to occur proximate to the zero cross. Damping means may be employed to reduce contact landing bounce. LED emitter/detector pairs, hall sensors, or the load voltage waveform itself may be employed to sense relay position. An additional load (for example load load 151) may be applied downstream of relay mechanism 160, either briefly or continuously, to negate load capacitance while sensing load voltage.


Referring to FIG. 5, there is shown the block diagram of a third embodiment of structure for autonomous periodic automated self testing a circuit interrupter; and FIG. 6 which is a chart of the sequence of events during operation of the autonomous periodic automated self test operation of the embodiment of FIG. 5. The event sequence in FIG. 6 is self explanatory and, therefore, in the interest of brevity, a narrative description of the various steps of the cycle as shown in FIG. 6 would only be repetitious and, therefore, is not here provided. Referring to FIG. 5, the various blocks of circuits which are common with the blocks of circuits of the first embodiment shown in FIG. 1 will not again be referred to in this detailed description. In the embodiment of FIG. 5, a single relay 170 and precise timing are employed. A single test sequence, see FIG. 6, consists of causing a brief “hiccup” motion in the relay 170 by using the relay control 172 to disconnect and immediately thereafter reconnect power to the load. This motion is performed proximate to the power line voltage zero cross which is determined by zero cross detector 164. The slight abnormality of the voltage waveform at the load should not disturb connected equipment, and can be detected by load sense 150 to verify proper relay operation. When using this embodiment, it should be noted that a relay that is continuously held at its near closed position may need a greater force to close than is needed to open. Additionally, regardless of the style of relay used, relay electromechanical characteristics may require that the reconnect signal is issued to the relay before the disconnect signal has caused a disconnect. The time delay between electronics activation of the relay and its eventual movement may be design characterized, factory calibrated, and/or automatically adaptively adjusted after installation. Together with power line voltage zero cross detection by the circuit of box 164, relay movement can be precisely controlled to occur proximate to the zero cross. Damping means may be employed to reduce contact landing bounce. LED emitter/detector pairs, hall sensors, or the load voltage waveform itself may be employed to sense relay position. An additional load (for example load load 151) may be applied downstream of relay mechanism 170, either briefly or continuously, to negate load capacitance while sensing load voltage.


Referring to FIG. 7, there is shown a mechanical drawing of a preferred embodiment of relay 112 or relay 134 of the first embodiment of the present invention. One important feature of this design is that current-carrying members 61, 62, on disk 60 can be verified to have moved to a non-current-carrying “off” position, and when verified to be there cannot possibly be applying power in their current-carrying “on” position. During a self test sequence, microcontroller 128 activates coil 64, sending piston 65 to hit notch 66 of disk 60. Disk 60 is forced to rotate one quarter turn about pivot 63. While “on”, current-carrying members 61, 62, carry current from line terminals 71, 72, to load terminals 73, 74, respectively. While “off”, current-carrying members 61, 62, carry voltage from sense terminals 81, 82, to sense terminals 83, 84, respectively.


While there have been shown and described and pointed out the fundamental features of the invention as applied to the preferred embodiments, as is presently contemplated for carrying them out, it will be understood that various omissions and substitutions and changes of the form and details of the device described and illustrated and in its operation may be made by those skilled in the art, without departing from the spirit of the invention.

Claims
  • 1. A method for a self-test sequence of a circuit interrupting device, comprising the steps of inducing a trigger for a self test in the circuit interrupting device;moving an auxiliary relay in parallel with a main relay from its “off” position to its “on “position to maintain power to a load wherein said auxiliary relay and said main relay are coupled along the same phase;moving said main relay from its “on” position to its “off” position to remove power from said load after said auxiliary relay is moved to its “on” position;verifying that said main relay is in its “off” position;moving said main relay from its off position to its “on” position thereby maintaining power to said load wherein said load is coupled to both said main relay and said auxiliary relay; andmoving said auxiliary relay from its “on” position to its “off” position after said main relay is moved to its “on” position.
  • 2. The method of claim 1, further comprising the step of providing a fault detector which reports the existence of the fault prior to moving the auxiliary relay from its off position to its on position.
  • 3. The method of claim 1, wherein the step of moving the auxiliary relay from its off position to its on position comprises the step of verifying that the auxiliary relay is in its on position.
  • 4. The method of claim 1, wherein the step of moving the main relay from its on position to its off position comprises the step of verifying that the main relay is in its off position.
  • 5. The method of claim 1, wherein the step of moving the auxiliary relay from its on position to its off position comprises the step of verifying that the auxiliary relay is in its off position.
  • 6. The method of claim 1, wherein the step of moving the main relay from its off position to its on position comprises the step of verifying that the main relay is in its on position.
  • 7. The device as in claim 1, wherein said load is uninterrupted.
  • 8. The device as in claim 1, wherein said load is interrupted for such a short period of time as to not disturb said load.
Parent Case Info

This application claims the benefit of U.S. Provisional Application No. 60/711,194 filed on Aug. 24, 2005.

US Referenced Citations (95)
Number Name Date Kind
1770398 Gallop et al. Jul 1930 A
1870810 Hoard Aug 1932 A
1967110 Bergvall Jul 1934 A
2309433 Anderson Jan 1943 A
3252086 Lundstrom May 1966 A
3259802 Steen Jul 1966 A
3668474 Knox Jun 1972 A
4314300 Griffith Feb 1982 A
4455654 Bhaskar et al. Jun 1984 A
4707759 Bodkin Nov 1987 A
4742422 Tigges May 1988 A
4751608 Schultz Jun 1988 A
5136458 Durivage, III Aug 1992 A
5175403 Hamm et al. Dec 1992 A
5202662 Bienwald et al. Apr 1993 A
5214560 Jensen May 1993 A
5270900 Alden et al. Dec 1993 A
5309310 Baer et al. May 1994 A
5386183 Cronvich et al. Jan 1995 A
5418678 McDonald May 1995 A
5475609 Apothaker Dec 1995 A
5477412 Neiger et al. Dec 1995 A
5600524 Neiger et al. Feb 1997 A
5715125 Neiger et al. Feb 1998 A
5784753 Kaczmarz et al. Jul 1998 A
5825599 Rosenbaum Oct 1998 A
5875087 Spencer et al. Feb 1999 A
5956218 Berthold Sep 1999 A
5969920 Mackenzie Oct 1999 A
5978191 Bonniau et al. Nov 1999 A
5982593 Kimblin et al. Nov 1999 A
6052265 Zaretsky et al. Apr 2000 A
6052266 Aromin Apr 2000 A
6111733 Neiger et al. Aug 2000 A
6169405 Baltzer et al. Jan 2001 B1
6191589 Clunn Feb 2001 B1
6253121 Cline et al. Jun 2001 B1
6262550 Kliman et al. Jul 2001 B1
6262871 Nemir et al. Jul 2001 B1
6292337 Legatti et al. Sep 2001 B1
6370001 Macbeth Apr 2002 B1
6421214 Packard et al. Jul 2002 B1
6421618 Kliman et al. Jul 2002 B1
6426632 Clunn Jul 2002 B1
6426634 Clunn et al. Jul 2002 B1
6433977 Macbeth Aug 2002 B1
6437700 Herzfeld et al. Aug 2002 B1
6456471 Haun et al. Sep 2002 B1
6522510 Finlay et al. Feb 2003 B1
6532424 Haun et al. Mar 2003 B1
6538863 MacBeth Mar 2003 B1
6674289 Macbeth Jan 2004 B2
6683158 Springer et al. Jan 2004 B2
6789209 Suzuki et al. Sep 2004 B1
6807035 Baldwin et al. Oct 2004 B1
6807036 Baldwin Oct 2004 B2
6831819 Nemir et al. Dec 2004 B2
6856498 Finlay, Sr. Feb 2005 B1
6864766 Disalvo et al. Mar 2005 B2
6873158 Macbeth Mar 2005 B2
6980005 Finlay, Sr. et al. Dec 2005 B2
7079363 Chung Jul 2006 B2
7133266 Finlay Nov 2006 B1
7149065 Baldwin et al. Dec 2006 B2
7173428 Hurwicz Feb 2007 B2
7173799 Weeks et al. Feb 2007 B1
7177129 Arenz et al. Feb 2007 B2
7195500 Huang et al. Mar 2007 B2
7212386 Finlay, Sr. et al. May 2007 B1
7282921 Sela et al. Oct 2007 B2
7289306 Huang Oct 2007 B2
7295415 Huang et al. Nov 2007 B2
7372678 Di Salvo et al. May 2008 B2
20020078511 Blair et al. Jun 2002 A1
20020181175 Baldwin Dec 2002 A1
20040252425 Baldwin et al. Dec 2004 A1
20050036250 Asano Feb 2005 A1
20050063109 Baldwin Mar 2005 A1
20050264427 Zeng et al. Dec 2005 A1
20060125622 Baldwin et al. Jun 2006 A1
20070014068 Huang et al. Jan 2007 A1
20070086127 Huang Apr 2007 A1
20070091520 Angelides et al. Apr 2007 A1
20070165342 Elms Jul 2007 A1
20070208520 Zhang et al. Sep 2007 A1
20070227506 Perryman et al. Oct 2007 A1
20070279814 Bonilla et al. Dec 2007 A1
20080002313 DiSalvo et al. Jan 2008 A1
20080007879 Zaretsky et al. Jan 2008 A1
20080013227 Mernyk et al. Jan 2008 A1
20080022153 Wang et al. Jan 2008 A1
20090040667 Disalvo et al. Feb 2009 A1
20090086389 Huang et al. Apr 2009 A1
20090086390 Huang Apr 2009 A1
20090161271 Huang et al. Jun 2009 A1
Foreign Referenced Citations (4)
Number Date Country
2383738 Jul 2000 CA
WO0014842 Mar 2000 WO
WO 03079031 Sep 2003 WO
WO2009097469 Aug 2009 WO
Related Publications (1)
Number Date Country
20080013227 A1 Jan 2008 US
Provisional Applications (1)
Number Date Country
60711194 Aug 2005 US