Claims
- 1. A semiconductor device, comprising:
- a semiconductor substrate;
- a first gate electrode of a bulk transistor and a second gate electrode of a bulk transistor horizontally spaced apart from each other on a surface of said semiconductor substrate with a gate insulating film between said first and second gate electrodes and said semiconductor substrate;
- a third gate electrode of a thin film transistor having a central portion between said first and second gate electrodes and connected to a portion of said semiconductor substrate between said first and second gate electrodes;
- a first insulating layer separating said third gate electrode from said first and second gate electrodes;
- a second insulating layer formed on the surfaces of said first gate electrode and said first insulating layer; and
- a semiconductor layer of a first conductivity type formed on the surface of the second insulating layer,
- said semiconductor layer of the first conductivity type having a channel region of the first conductivity type at a position vertically aligned and above said central portion of said third gate electrode and source/drain regions of a second conductivity type having the channel region therebetween.
- 2. A semiconductor device as recited in claim 1, wherein said first gate electrode has an upper surface and side surfaces, and said second insulating layer is formed in contact with the upper surface of the first gate electrode and is separated from the side surfaces by said first insulating layer.
- 3. The semiconductor device according to claim 1, wherein said first and second gate electrodes are gate electrodes of the same bulk transistor.
- 4. The semiconductor device according to claim 1, wherein said first and second gate electrodes are gate electrodes of different bulk transistors.
- 5. A semiconductor device comprising:
- a semiconductor substrate;
- a first gate electrode of a bulk transistor formed on said substrate with a gate insulating layer therebetween;
- a second gate electrode of a thin film transistor formed on said substrate and said first gate electrode with an insulating layer therebetween, said second gate electrode connected electrically to a source/drain region of said bulk transistor;
- a semiconductor layer formed on said semiconductor substrate and having a channel region of a thin film transistor formed on said second gate electrode with a gate insulating layer therebetween and a pair of source/drain regions of said thin film transistor.
- 6. A semiconductor device, comprising:
- a semiconductor substrate;
- first and second gate electrodes of bulk transistors, which sandwich a prescribed region of a surface of said semiconductor substrate therebetween, and each of which is formed on said semiconductor substrate with a first gate insulating film therebetween;
- a semiconductor layer formed on said first and second gate electrodes and above said semiconductor substrate so as to be electrically insulated from said first and second gate electrodes and having a channel region of a thin film transistor above said prescribed region, which protrudes towards said semiconductor substrate; and
- a gate electrode of the thin film transistor formed to be opposed to said channel region of said semiconductor layer with a second gate insulating film therebetween.
- 7. The semiconductor device according to claim 6, wherein said semiconductor layer includes source/drain regions of the thin film transistor in a region opposite to said first and second gate electrodes.
Priority Claims (1)
Number |
Date |
Country |
Kind |
3-199434 |
Aug 1991 |
JPX |
|
Parent Case Info
This application is a continuation of application Ser. No. 08/152,784 filed Nov. 16, 1993, now abandoned, which is a continuation of application Ser. No. 07/925,157, filed Aug. 6, 1992, now abandoned.
Foreign Referenced Citations (14)
Number |
Date |
Country |
2503864 |
Aug 1976 |
DEX |
3533032 |
Mar 1987 |
DEX |
56-88354 |
Jul 1981 |
JPX |
57-132365 |
Aug 1982 |
JPX |
58-124261 |
Jul 1983 |
JPX |
58-218169 |
Dec 1983 |
JPX |
59-111368 |
Jun 1984 |
JPX |
59-108360 |
Jun 1984 |
JPX |
1229229 |
Sep 1989 |
JPX |
1276672 |
Nov 1989 |
JPX |
341774 |
Feb 1991 |
JPX |
3048463 |
Mar 1991 |
JPX |
3293773 |
Dec 1991 |
JPX |
WO9206490 |
Apr 1992 |
WOX |
Non-Patent Literature Citations (2)
Entry |
"256 kbit CMOS EPROM HN27C256", Hideaki Takahashi et al., 8297 Hitachi Review, vol. 34, No. 6, Dec., 1985, pp. 295-298. |
International Electron Devices Meeting, 1990, San Francisco, California, Dec. 9-12, 1990 pp. 18.3.1-18.3.4. |
Continuations (2)
|
Number |
Date |
Country |
Parent |
152784 |
Nov 1993 |
|
Parent |
925157 |
Aug 1992 |
|