“Design of CMOS VLSI”, Tetsuya Iizuka. Baifu-Kan, pp. 192-193. |
“TA7.2: A 3.3V-Only 16 Mb DINOR Flash Memory”, S. Kobayashi. 1995 IEEE International Solid-State Circuits Conference, pp. 122-123. |
“Lateral Polysilicon p-n Diodes”, M. Dutoit et al. J. Electrochem. Soc.: Solid-State Science and Technology, vol. 125, Oct. 1978, p. 1648. |
“A 1.5 V Single-Supply One-Transistor CMOS EEPROM”, B. Gerber et al. IEEE Transaction on Electron Devices, vol. ED-27, No. 7, Jul. 1981, p. 195. |
“Low Voltage Single Supply CMOS Electrically Erasable Read-Only Memory”, B. Gerber et al. IEEE Transactions on Electron Devices, vol. ED-27, No. 7, Jul. 1980, p. 1211. |
“Silicon-Gate CMOS Frequency Divider for the Electronic Wrist Watch”, E. Vittoz et al. IEEE Journal of Solid-State Circuits, vol. SC-7, No. 2, Apr. 1972, pp. 100-104. |