Claims
- 1. A semiconductor device having a semiconductor body comprising at least one field effect transistor having surface-adjoining source and drain zones and a channel region bounded by the source and drain zones, adjoining the surface and comprising a first channel zone adjoining the source zone and a second channel zone adjoining the drain zone, an insulating layer on said channel region, a first gate electrode part on said insulating layer and extending from the source zone above the first channel zone, and a separate second gate electrode part on said insulating layer, electrically isolated from said first gate electrode part and extending above the second channel zone as far as the drain zone, the first and second gate electrode parts together covering substantially the whole channel region, the ratio L.sub.1 /L.sub.2 between the length L.sub.1 of the first gate electrode part and the length L.sub.2 of the second gate electrode part being variable and less than unity over at least 80% of the total channel width in a direction at right angles to the direction of the source-drain current.
- 2. A semiconductor device as claimed in claim 1, characterized in that the ratio L.sub.1 /L.sub.2 varies and is smaller than unity over the whole channel width.
- 3. A semiconductor device as claimed in claim 1 or 2, characterized in that the length L.sub.1 of the first gate electrode part is substantially constant.
- 4. A semiconductor device as claimed in claim 3, wherein said field effect transistor comprises a D-MOS transistor, wherein said source zone is provided within said first channel zone, characterized in that the first gate electrode part is situated above the first channel zone and said D-MOS transistor and comprises together with the second gate electrode part connected thereto the gate electrode of the D-MOS transistor.
- 5. A semiconductor device as claimed in claim 1 or 2, wherein said source zone is provided directly in said semiconductor body, characterized in that the first and second gate electrode parts comprise the first and second gate electrodes of a tetrode insulated gate field effect transistor.
- 6. A semiconductor device as claimed in claim 1 or 2, characterized in that the ratio L.sub.1 /L.sub.2 varies uniformly in a direction at right angles to the direction of the source-drain current.
- 7. A semiconductor device as claimed in claim 1 or 2, characterized in that at least the channel region is subdivided into a plurality of parallel strips electrically separated from each other and extending from the source zone to the drain zone, each strip having its associated first and second gate electrode parts and a selected ratio L.sub.1 /L.sub.2 between said parts, which selected ratio is different for each individual strip, every first gate electrode part being electrically interconnected and every second gate electrode part being electrically interconnected.
- 8. A semiconductor device as claimed in claim 7, characterized in that the source and drain zones are also subdivided into subzones separated from each other and associated with the strips, the sub-source zones being externally electrically interconnected and the sub-drain zones being externally electrically interconnected.
Priority Claims (1)
Number |
Date |
Country |
Kind |
8303834 |
Nov 1983 |
NLX |
|
Parent Case Info
This is a continuation of application Ser. No. 668,236, filed Nov. 5, 1984, now abandoned.
US Referenced Citations (5)
Foreign Referenced Citations (1)
Number |
Date |
Country |
55-86163 |
Jun 1980 |
JPX |
Non-Patent Literature Citations (2)
Entry |
Rodgers et al., "An Expand Theoretical Analysis of Double-Diffused Mos Transistors," IEEE J. of Solid State Circuits, vol. 5C-10, No. 5, 10/75, pp. 322-330. |
Barsan, "Analysis and Modeling of Dual-Gate MOSFET's", IEEE Trans. on Elec. Dev., vol. Ed.-28, No. 5, May 1981, pp. 523-534. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
668236 |
Nov 1984 |
|