Patent Grant
7646642
The Present application claims priority from Japanese application JP 2006-277110 filed on Oct. 11, 2006, JP 2007-233738 filed on Sep. 10, 2007, the content of which are hereby incorporated by reference into this application.
The present invention relates to a read form of a rewritable nonvolatile storage device which caters to system requirements including the improvement of its retention characteristic, stored information property, read speed, and power consumption. Further, it relates to a technique useful in an application to a microcomputer equipped with a nonvolatile memory using a pair of rewritable storage devices as a 1-bit twin cell.
JP-A-1-263997 discloses a technique for make more strict judgment criterion for verify in comparison to those in the cases of typical read operations for a nonvolatile semiconductor memory, in which complementary data are written in a pair of memory cells, a potential difference between paired bit lines produced by data read out from the pair of memory cells is amplified by a differential sense amplifier, and then the resultant readout data is judged. In addition, JP-A-2004-319007 discloses a multivalued storage technique by which data of quaternary or more are held in a pair cell constituted by a pair of nonvolatile memory cells.
The inventor has made an analysis on the retention characteristics for electrically rewritable nonvolatile memory cells. For instance, one of the themes is the influence of an ambient temperature on the retention characteristics. Specifically, as for a flash memory cell having a split-gate structure that a select gate and a memory gate are separated, the threshold voltage of a memory cell (high-threshold voltage memory cell) holding data “0” lowers with time under a temperature of e.g. 160° C., whereas the threshold voltage of a memory cell holding data “1” is not changed so much. On the other hand, under an atmospheric temperature a memory cell (low-threshold voltage memory cell) holding data “1” has a threshold voltage increasing with time, whereas the threshold voltage of a memory cell holding data “0” is not changed significantly. This tendency is also observed in the case of a flash memory cell of a stacked-gate structure.
A study has been made on these phenomena, and the following results could be gained. First, in the current situation a method of using one memory cell to store one bit of data suffices. However, in the cases where such device is used at a high temperature, and the downsizing of memory cells, etc. advances further, it is foreseen that the guarantee of a data retention performance would be more difficult in the future. Then, it is considered that the adoption of a twin cell method using two memory cells for storing one bit of data enables such guarantee. As the twin cell method, the following two form are possible: a form in which uniform data are held in two memory cells; and a form in which different data are held in two memory cells. For instance, in the case of usage under a high temperature, use of the former form deteriorates the characteristics of data “0”. In the case of usage under an atmospheric temperature, the characteristics of data “1” worsen. In contrast, in the case of the latter form, it is found that the deterioration of the characteristics is smaller in any cases.
for the conventional flash memories, it is generally hard to make a rewrite access (including a write operation and an erase operation) to data randomly in bits or bytes, because it is easy to make write access in bits or bytes but it is hard to make erase access in bits or bytes. Information is written by making uniform threshold voltages of nonvolatile memory cells in units for erase while becoming them lower into a lower voltage range as erasing data stored in the memory cells for initialization, selectively becoming the threshold voltages of the memory cells higher into a higher voltage range according to write data as writing data of information. In other words, the threshold voltage of the memory cell becomes higher in response to storing logical “0” data, the threshold voltage of the memory cell still remains lower in response to storing logical “1” data.
The other hands, as for the complementary data storing flash memory, the threshold voltage of one memory cell of twin cell has already become higher after data writing regardless the data being logical “0” or “1”. Therefore, in writing information into a twin cell, the following two actions must be performed regardless of whether the logical value of write data is 1 or 0: erasing both two memory cells of the twin cell; and selectively writing data into one memory cell of the twin cell (the threshold voltage of different one memory cell of the twin cell becomes higher in accordance with the logical value of data). As a result in responding to a command to write data, a process to respond the data write command cannot be completed until an operation time for an erasing action has elapsed, and therefore the time required to write data is made longer than the case of the conventional flash memory apparently.
Further, the inventor found that the usage forms of twin cells are useful for not only improvement of retention characteristics but also for realizing read forms which can cater for system requirements such as the confidentiality of stored information, a read speed, and power consumption.
It is an object of the invention to increase the retention characteristics of electrically rewritable nonvolatile memory cells.
It is another object of the invention to shorten apparent data write time for a nonvolatile memory using two rewritable storage devices as a twin cell of one bit.
Further it is an object of the invention to provide a semiconductor device which can adapt to a usage form such that it is hard to estimate information stored in a nonvolatile memory by observation of operating current.
Still further, it is an object of the invention to provide a semiconductor device which allows us to select read forms according to system requirements such as a read speed with respect to a nonvolatile memory, and power consumption.
The above and other objects and novel features of the invention will be apparent from the descriptions hereof and the accompanying drawings.
The outlines of the typical forms according to the invention disclosed herein will be described below.
[1] A semiconductor device according to an embodiment of the invention has a nonvolatile memory, including a memory array (19). The memory array has: a plurality of 1-bit twin cells, each composed of an electrically rewritable first storage device (MC1) and an electrically rewritable second storage device (MC2), the first and second storage devices holding binary data according to difference of their threshold voltages, and having different retention characteristics depending on difference of the binary data held by themselves; a read circuit (SA) for differentially amplifying complementary data output from the first and second storage devices of the twin cell selected for read, and judging information stored in the twin cell; and a control circuit (7). The control circuit performs initialization control including a step of making uniform threshold voltages of the first and second storage devices of the twin cells into an initialization level in initialization units, and write control including a step of changing the threshold voltage of one of the first and second storage devices of the twin cell selected for write from the initialization level, and a step of writing the complementary data into the twin cell.
As described above, memory cells have a feature that when the cells have different binary data, their retention characteristics differ. In the semiconductor device according to the invention, two memory cells constituting a twin cell are arranged to hold different data. Therefore, even when the retention performance of one memory cell deteriorates, the difference between data held by the two memory cells can be maintained. Hence, differential amplification of such difference enables acquisition of proper stored information.
As one specific form according to the invention, the control circuit responds to an initialize command (ICMD) supplied from the outside of the nonvolatile memory, and performs the initialization control on the initialization unit specified by an initialization address. Also, the control circuit responds to a write command (PCMD) supplied from the outside to the nonvolatile memory, and performs the write control including a step of writing the complementary data specified by write data into the twin cell specified by a write address. In the initialization state (initial state) where threshold voltages of the first and second memory cells of the twin cell are made uniform into an initialization level, the stored information of twin cell is unsteady. The control form is significant in that the unsteady state of stored information is made open to a user (that state is shown to a user). Hence, the data write control includes no initialization control, and shortening of the data write time is apparently achieved.
In the initial state, stored information of the twin cell is unsteady, and therefore it is possible to read any of logical values “1” and “0”. At this time, the control circuit responds to an initialization check command (BCMD) supplied from the outside of the nonvolatile memory, and performs check control. According to the check control, the result of judgment about whether the twin cell as an initialization unit specified by a check address is in the initialization state or not is returned as a command replay. Thus, whether or not the twin cell is in the initial state can be confirmed from the outside.
As another specific form according to the invention, a control form that the initial state may be hidden from a user can be adopted. That is, the control circuit responds to a write command (PECMD) supplied from outside of the nonvolatile memory, performs the initialization control on the twin cell of the initialization unit specified by a write address, and then performs the write control including a step of writing complementary data specified by the write data into the twin cell specified by the write address. When this control form is adopted, the state where the stored information of the twin cell is unsteady cannot be seen by a user.
[2] The semiconductor integrated circuit according to the invention, which is specifically designed focusing on putting the initial state on view to a user, has a nonvolatile memory including: a memory array having a plurality of 1-bit twin cells, each composed of rewritable nonvolatile first and second storage devices; a read circuit for differentially amplifying complementary data output from the twin cell selected for read; and a control circuit. The control circuit responds to a direction of initialization given from outside of the nonvolatile memory, and controls an initialize operation including a step of making uniform data held by first and second storage devices of the twin cell specified by an initialization address. The control circuit responds to a direction for write supplied from the outside of the nonvolatile memory, and controls a write operation including a step of changing data held by one of the first and second storage devices of the twin cell specified by a write address and writing complementary data into the twin cell.
According to the above-described form, two memory cells constituting a twin cell are arranged to hold different data. Therefore, even when the retention performance of one memory cell deteriorates, the difference between data held by the two memory cells can be maintained. Hence, differential amplification of such difference enables acquisition of proper stored information. In the initialization state (initial state), data held by the first and second memory cells of the twin cell are made uniform, the stored information of the twin cell is unsteady, however the state where the unsteady state of stored information is made open to a user. Hence, the data write control includes no initialization control, and shortening of the data write time is apparently achieved.
In the initial state, stored information of the twin cell is unsteady, and therefore it is possible to read any of logical values “1” and “0”. At this time, the control circuit responds to an initialization check command supplied from the outside of the nonvolatile memory, and performs check control. According to the check control, the result of judgment about whether or not first and second storage devices of the twin cell as an initialization unit specified by a check address hold identical data is returned as a command replay. Thus, whether or not the twin cell is in the initial state can be confirmed from the outside.
As one specific form according to the invention, the semiconductor integrated circuit further includes: write data latch circuits utilized to hold complementary data to be written into the twin cell; and verify circuits for comparing data read out from the twin cell with data held by the data latch circuits and making a judgment. The check control by the control circuit includes a step of forcing the write data latch circuits to hold uniform data in response to the direction for checking initialization, and a step of using, as the identification information, results of comparison and judgment by the verify circuit about whether or not data read out from the twin cell of an initialization unit specified by a check address agrees with data held by the data latch circuits. According to the form, the increase in the scale of the circuit to make a judgment about whether or not the twin cell is in the initial state can be suppressed.
[3] The semiconductor integrated circuit according to the invention, which is specifically designed focusing on leaving the initial state invisible, has a nonvolatile memory including: a memory array having a plurality of 1-bit twin cells, each composed of rewritable nonvolatile first and second storage devices; a read circuit for differentially amplifying complementary data output from the twin cell selected for read; and a control circuit. The control circuit responds a direction for write given from outside of the nonvolatile memory, and controls a write operation including a step of making uniform data held by first and second storage devices of the twin cell specified by a write address, a step of changing data held by appropriate one of the first and second storage devices according to write data, and a step of writing complementary data into the appropriate twin cell data according to the write data.
According to the above-described form, two memory cells constituting a twin cell are arranged to hold different data. Therefore, even when the retention performance of one memory cell deteriorates, the difference between data held by the two memory cells can be maintained. Hence, differential amplification of such difference enables acquisition of proper stored information. The state where the information stored in the twin cell is made unsteady is invisible to a user.
[4] As a further specific form according to the invention, the first and second storage devices are flash memory cells holding binary data according to difference of their threshold voltages, and having different retention characteristics depending on difference of binary data held by themselves.
Between bit lines respectively connected with the first and second storage devices constituting one of the plurality of twin cells, is arranged other bit line connected with the first or second storage device of other twin cell.
The other bit line serves as a shield line for relaxing the influence of capacitive coupling on complementary level changes of bit lines located both sides of the other bit line.
Select terminals of the first and second storage devices constituting a twin cell are connected with a common word line (WL). This form facilitates selecting the twin cells.
The semiconductor integrated circuit further includes: a first data latch circuit (LTP) for latching write data supplied from the outside of the nonvolatile memory; a second data latch circuit (LTN) for latching inverted data of the write data; a first current switch for supplying a first bit line with a write current for changing a threshold voltage of the first storage device according to data held by the first latch circuit; and a second current switch for supplying a second bit line with a write current for changing a threshold voltage of the second storage device according to data held by the second latch circuit. This form makes it possible to write complementary data relatively with ease.
The semiconductor integrated circuit further includes: a first comparator circuit (EXOR_P) for comparing data output from the first storage device to the first bit line with data held by the first latch circuit; a second comparator circuit (EXOR_N) for comparing data output from the selected second storage device to the second bit line with data held by the second latch circuit; and a judging circuit (AND) for judging whether or not a result of the comparison by the first comparator circuit agrees with a result of the comparison by the second comparator circuit. This form makes it possible to perform write verify, etc. relatively with ease.
[5] A semiconductor device (1A) according to the invention, which is designed focusing on a security measure in connection with stored information, has: a central processing unit (2); and a rewritable nonvolatile memory (6,7) targeted for access by the central processing unit. The nonvolatile memory includes a memory array (19), and a plurality of electrically rewritable nonvolatile storage devices (MC1, MC2), each having a select terminal connected with a select control line, and a data terminal connected with a data line, in which one pair of the storage devices sharing the select control line can form a twin cell; a first read circuit (SA) for differentially amplifying complementary data read out to different data lines from a pair of storage devices of the twin cell selected by the select control line, a second read circuit (VSA, VS_P, VSA_N) for amplifying data read out from one storage device of the selected twin cell, a write control circuit (7), and an external interface circuit (HACSP, LACSP). The write control circuit has a write mode for forcing a pair of storage devices of the selected twin cell to hold non-inverted data and inverted data of write data of one bit. The external interface circuit has a first read mode for outputting data resulting from differential amplification of non-inverted data and inverted data read out from a pair of storage devices of the selected twin cell by the first read circuit to outside, and a second read mode for outputting data resulting from amplification of data read out from one storage device of the selected twin cell by the second read circuit to the outside. Thus, in the first read mode, the operating current is unchanged regardless of a value of read data, which can make difficult data estimation by current observation.
As one specific form according to the invention, the external interface circuit may have a first external interface circuit (HACSP) performing a read operation in the first read mode, and a second external interface circuit (LACSP) performing a read operation in the second read mode independently. Differential amplification in the first read mode enables high-speed reading. Further, single-end amplification in the second read mode enables reading with low power consumption in spite of a low speed. In this case, to individually connect buses with one of the interface circuits which the buses can conform to, it is preferable to individuate the first and second external interface circuits.
Further, as one specific form according to the invention, the semiconductor integrated circuit includes: a first bus (HBUS) connected with the first external interface circuit; a second bus (PBUS) connected with the second external interface circuit; and a bus interface circuit (4A) connected with the first and second buses. The first bus is connected with the central processing unit. When responding to a request for read access from the central processing unit, the bus interface circuit assigns the first read mode for the first external interface circuit or the second read mode for the second external interface circuit according to an address targeted for the access Thus, control for switching access to individuated first and second external interface circuits can be materialized relatively with ease.
As one specific form according to the invention, when responding to a request for read access from the central processing unit, the bus interface circuit assigns the first read mode for the first external interface circuit or the second read mode for the second external interface circuit according to an address targeted for the access if a mode register (50) is in a first state, and assigns the first read mode for the first external interface circuit regardless of the address targeted for the access if the mode register is in a second state. Thus, the control which enables reinforcement of security can be achieved using a bus interface circuit relatively with ease.
The semiconductor device according to the invention, which is specifically designed focusing on a security measure for stored information, has a central processing unit and a nonvolatile memory as in the case of the above-described device. The nonvolatile memory includes a memory array, a first read circuit, a second read circuit, a write control circuit and an external interface circuit. In this case, the external interface circuit has a secure read mode for outputting data resulting from differential amplification of non-inverted data and inverted data read out from a pair of storage devices of the selected twin cell by the first read circuit to outside, and a non-secure read mode for outputting data resulting from amplification of data read out from one storage device of the selected twin cell by the second read circuit to the outside.
[6] A semiconductor device (1B) according to the invention, which is specifically designed focusing on selective speed-up of a read operation, includes: a central processing unit (2); and a electrically rewritable nonvolatile memory (6A, 7) which can be accessed by the central processing unit. The nonvolatile memory includes a memory array (19), and a plurality of electrically rewritable nonvolatile storage devices (MC1, MC2) each having a select terminal connected with a select control line and a data terminal connected with a data line, in which one pair of the storage devices sharing the select control line can form a twin cell, a select control line selecting circuit (24A, 25A) for selecting the select control line based on an address signal, a data line selecting circuit (30, 22) for selecting the data line based on the address signal, a first read circuit (SA) for differentially amplifying complementary data read out to the different data lines from a pair of storage devices of the twin cell selected by the select control line selecting circuit and data line selecting circuit, a write control circuit, and a select control circuit. The write control circuit has a write mode for forcing a pair of storage devices of the selected twin cell to hold non-inverted data and inverted data of write data of one bit. The select control circuit controls a number of select control lines selected for the storage devices sharing the data line selected by the data line selecting circuit. Thus, when a plurality of select control lines are selected for storage devices sharing a data line, the quantity of signals supplied to the data line is increased in comparison to the case of selecting one select control line, and therefore the read operation can be speeded up accordingly.
As one specific form according to the invention, the first read circuit performs a first read operation for differentially amplifying and outputting non-inverted data and inverted data read out to a pair of selected data lines from a pair of storage devices of the twin cell selected with the select control line, or a second read operation for differentially amplifying and outputting non-inverted data and inverted data read out to the pair of data lines from a pair of storage devices of each of the twin cells selected with the select control lines and sharing a pair of data lines.
As one specific form according to the invention, the select control circuit has a mode register (51) for deciding whether to select one select control line or more select control lines. In this case, switching between the first read operation and the second read operation can be performed easily.
As one specific form according to the invention, the select control circuit further includes an address judging circuit (53, 54) for judging an address when a plural number of the select control lines are selected, when it is directed by the mode register to select a plural number of the select control lines, a plural number of the select control lines are selected only for an address range judged by the address judging circuit. It is possible to selectively control the second read operation on a certain address range.
As one specific form according to the invention, the address judging circuit further includes an address register (53) whose address range targeted for selecting a plural number of the select control lines is set to be rewritable. The address range that the second read operation can be selected is variable.
As one specific form according to the invention, the semiconductor device further includes a second read circuit (VSA, VSA_P, VSA_N) for performing a third read operation for amplifying and outputting data read out from one storage device of the selected twin cell. In spite of a slow read operation, it becomes possible to cater to the demand for reduction in power consumption.
As one specific form according to the invention, the semiconductor device further includes: a first external interface circuit (HACSP) for outputting data gained by the first and second read operations to the outside; and a second external interface circuit (LACSP) for outputting data gained by the third read operation to the outside. High-speed data reading is enabled according to the first or second read operation utilizing differential amplification. Further, the third read operation according to the single-end amplification enables data reading with a reduced power consumption in spite of a low speed. In this case, to individually connect buses with one of the interface circuits which the buses can conform to, it is preferable to individuate the first and second external interface circuits.
As one specific form according to the invention, the semiconductor device further includes: a first bus (HBUS) connected with the first external interface circuit; a second bus (PBUS) connected with the second external interface circuit; and a bus interface circuit connected with the first and second buses. The first bus is connected with the central processing unit, and when responding to a request for read access from the central processing unit, the bus interface circuit directs the first or second external interface circuit to perform the read operation according to an address targeted for the access. Thus, the control for switching access to individuated first and second external interface circuits can be materialized relatively with ease.
First Microcomputer
The microcomputer 1 is not particularly limited, but it has a two-bus structure having a high-speed bus HBUS and a peripheral bus PBUS. The high-speed bus HBUS and peripheral bus PBUS are not particularly limited, but they each include a data bus, an address bus and a control bus. Separation of buses into the two types of buses is intended to make the load to a bus smaller in comparison to the case where all the circuits are connected with a common bus in common, thereby to ensure a high-speed access operation.
To the high-speed bus HBUS are connected: a central processing unit (CPU) 2, which has an instruction control section and an execution section and executes an instruction; a direct memory access controller (DMAC) 3; a bus interface circuit (BIF) 4 which controls performs bus interface control or bus bridge control of the high-speed bus HBUS and the peripheral bus PBUS; a random access memory (RAM) 5 used for a work area of the central processing unit 2, etc.; and a flash memory module (FMDL) 6 as a nonvolatile memory module for storing data and a program.
To the peripheral bus PBUS are connected: a flash sequencer (FSQC) 7, which performs command access control on the flash memory module (FMDL) 6; external I/O ports (PRT) 8 and 9; a timer (TMR) 10; and a clock pulse generator (CPG) 11 which generates an internal clock signal of the microcomputer. The reference characters XTAL and EXTAL denote a clock terminal to which an oscillator is connected and a clock terminal to which an external clock signal is supplied, respectively. STBY denotes an external hardware standby terminal for specifying a standby state. RES denotes an external reset terminal for specifying a reset operation. Vcc denotes an external source terminal. Vss denotes an external ground terminal.
Herein, the flash sequencer 7 as a logic circuit is designed based on logical synthesis, and the flash memory module 6 having an array structure is designed using a CAD tool. Therefore they are shown as discrete circuit blocks in the drawing for the sake of convenience, however they constitute a flash memory. The flash memory module 6 is connected with the high-speed bus HBUS through a high-speed access port (HACSP) dedicated to read purposes. The CPU and DMAC can make a read access to the flash memory module 6 through the high-speed access port over the high-speed bus HBUS. When making a write access and an initialization access to the flash memory module 6, the CPU 2 and DMAC 3 issue a command to the flash sequencer 7 through the bus interface 4 and peripheral bus PBUS. Then, the flash sequencer 7 performs initialization control of and write control to the flash memory module through the low-speed access port (LACSP) over the peripheral bus PBUS.
Flash Memory Module
In storing information by a twin cell composed of nonvolatile memory cells MC1 and MC2, complementary data are put in the nonvolatile memory cells MC1 and MC2 as exemplified by the threshold voltage distributions shown in
In regard to the memory cells MC1 and MC2 of the twin cell representatively shown in
Read of Twin Cell Data
Referring to
Select signals YR0N to YR7N are for switching control of the used-for-read selector 22. According to the select signals, the selector 22 selects a pair of sub bit lines which have the same twin cell column number, and connects the selected positive cell-side and negative cell-side sub bit lines to the differential input terminals of the sense amplifier SA. The differential input terminals of the sense amplifier SA each have a current source transistor (not shown), and the current source transistor is activated in reading. In reading, when a twin cell is selected with a word line, the positive and negative cells of the selected twin cell are complementarily switched according to twin cell data stored therein, whereby a potential difference is developed between the differential input terminals of the sense amplifier SA. The sense amplifier SA amplifies the resultant potential difference, and then outputs the twin cell data of the twin cell onto the corresponding used-for-read main bit line RMBL.
Between a pair of sub bit lines selected by the used-for-read selector 22, the sub bit lines are left unselected, which depend on the column number arrangement of the twin cell and the way the used-for-read selector 22 selects sub bit lines. For instance, when the sub bit lines SBL_0P and SBL_0N are selected, the sub bit lines SBL_4P, SBL_1P and SBL_5P are placed therebetween. The used-for-read discharge circuit 40 is a circuit for selectively connecting the sub bit lines SBL to the ground potential Vss according to discharge signals DCR0 and DCR1. The used-for-read discharge circuit 40 connects the sub bit lines, which are made unselected by the sub bit line selector 20, to the ground potential. For instance, when the sub bit lines SBL_0P and SBL_0N are selected in reading, the sub bit lines SBL_4P and SBL_5P located therebetween are connected with the ground potential Vss. Other sub bit lines, which lie between the sub bit lines selected for read and are connected with the ground potential, serve as ground shields for complementary data to be read out to sub bit lines targeted for select for read. Therefore, it is possible to prevent a malfunction owing to undesired capacity coupling.
The twin cell amplifies differential signals depending on complementary data that the twin cell holds per se in reading. Therefore, even when there is an error in current supplied to the sub bit line from the current source transistor, the influence on differential amplification is smaller than that in the case where sense amplification is performed using a current signal of the middle between the differential signals as a reference current.
Write of Twin Cell Data
Now, the retention characteristic of a twin cell will be considered here. Under a temperature of e.g. 160° C. which is an upper limit of the operation-assurable range of the twin cell, the threshold voltage of a memory cell (high-threshold voltage memory cell) holding the cell data “0” decreases with time, and the threshold voltage of a memory cell having the cell data “1” does not change so much as shown in the example of
The write data latch circuit 27 has: static latches LTP and LTN each having a reset function using a signal BLKCI; current switches PSWP and PSWN for passing a write current according to the pulse width of a write pulse WPLS; and write select switches SSW for selectively connecting the main bit lines and current switches PSWP and PSWN according to the values of inversion storage nodes of the static latches LT. The write data supplied to non-inverted signal line PSL from the data bus PBUS_D are selectively supplied by the rewrite column selector 28 to the static latches LTP corresponding to the main bit lines allocated to positive cells. The inverted write data supplied to inverted signal line NSL from the data bus PBUS_D are selectively supplied by the rewrite column selector 28 to the static latches LTN corresponding to the main bit lines allocated to negative cells. The reference character ENDT denotes an input gate signal of write data to the signal lines PSL and NSL. The main bit lines allocated to the positive cells are all connected with a non-inverted verify signal line PVSL through the rewrite column selector 28 together. Also, the main bit lines allocated to the negative cells are all connected with an inverted verify signal line NVSL through the rewrite column selector 28 together. Select signals YW0 to YW3 are for switching control of the used-for-rewrite column selector 28. According to the select signals, the selector 28 connects a pair of main bit lines which have the same twin cell column number to the signal lines PSL and NSL, and connects the corresponding static latches LTP and LTN to the signal lines PSL and NSL. In writing, write data input through the data bus PBUS_D is input to the signal lines PSL and NSL as complementary data and then latched by one pair of static latches LTP and LTN selected by the used-for-rewrite column selector 28. At this time, one of the static latches LTP and LTN latches data “1”, and the other latches data “0”. A write current from the source line is not passed through the main bit line associated with the latch data “1”, whereas a write current from the source line is passed through the main bit line associated with the latch data “0”. As a result, the cell data “1” is written into one memory cell of the selected twin cell, and the cell data “0” is written into the other memory cell. In write verify, the information stored in the twin cell for which a write operation is selected is read out into a pair of main bit lines, transmitted to the verify signal lines PVSL and NVSL by the rewrite column selector 28, and then amplified by the verify sense amplifiers VSA_P and VSA_N which each have a single end structure and produce an inverted and amplified output. Also, in writing, the data held by the static latches LTP and LTN, in which write data are stored, are transmitted to the signal lines PSDL and NSL by the used-for-rewrite column selector 28 in the same way. The state of data written in the positive cell can be verified by using the exclusive OR gate EXOR_P to check whether the output of the verify sense amplifier VSA_P agrees with the non-inverted write data on the signal line PSL. Likewise, the state of data written in the negative cell can be verified by using the exclusive OR gate EXOR_N to check whether the output of the verify sense amplifier VSA_N agrees with the inverted write data on the signal line NSL. A logical product of the outputs of the exclusive OR gates EXOR_P and EXOR_N is taken by the AND gate AND, and the resultant logical product makes a result VRSLT of the write verify with respect to one bit of write data. When write data is composed of a plurality of bits, the results of the verify will be obtained by taking logical products with respect to all the outputs of the exclusive OR gate corresponding to the plurality of bits. The result of the verify VRSLT is supplied to the flash sequencer 7.
The outputs of the verify sense amplifiers VSA_P and VSA_N can be selectively output to the peripheral data bus PBUS_D by the selector SEL. This read path forms a read path for performing single-end amplification of information stored in the twin cell, i.e. a combination of information stored in the negative cell or information stored in the positive cell, and outputting the resultant information to the peripheral data bus PBUS_D. In the operation of outputting read data to the peripheral data bus PBUS_D from the selector SEL, one verify sense amplifier VSA_P or VSA_N, the output of which is selected as an input to the selector SEL, is activated. However, the invention is not so limited particularly. That is, the verify sense amplifier VSA_P is activated when the selector SEL selects the output of the verify sense amplifier VSA_P, and the verify sense amplifier VSA_N is activated when the selector SEL selects the output of the verify sense amplifier VSA_N. The verify sense amplifiers VSA_P and VSA_N are not required to work at a high speed as the sense amplifier SA is required because of their characteristics, and therefore the circuit configuration and the mutual conductance of MOS transistors included in the circuit can be made relatively smaller. As a result, the read operation using the verify sense amplifiers VSA_P and VSA_N can be made smaller in power consumption in comparison to the read operation using the sense amplifier SA.
The used-for-write discharge circuit 41 is a circuit for selectively connecting the main bit lines WMBL for write to the ground potential Vss according to discharge signals DCW0 and DCW1. The used-for-write discharge circuit 41 connects the main bit lines WBML for write, which are made unselected by the rewrite column selector 28, to the ground potential Vss. For instance, when the write main bit lines WMBL_0P and WMBL_0N are selected in a verify operation after rewrite, the write main bit line WMBL_1P located between them is connected with the ground potential Vss. Other main bit lines, which lie between the main bit lines for differential write selected in the verify operation after rewrite and are connected with the ground potential, serve as ground shields against the differential signals arising on the main bit lines selected in the verify operation after the rewrite. Therefore, it is possible to prevent a malfunction caused by undesired capacity coupling.
Operation Mode
When data of a twin cell in the initial state is read out with the sense amplifier SA, the resultant data is unsteady. Therefore, the state of the twin cell cannot to be differentiated based on the read data obtained in the sense amplifier SA. The flash sequencer 7 controls a check operation for discriminating the initial state from the state of twin cell data “1” or the twin cell data “0”. For instance, as exemplified by
In the case as shown in
Command
Referring to
Referring to
The flash memory including the flash memory module 6 and flash sequencer 7 as described above has the following effect and advantage.
The flash memory eliminates the need for a reference voltage or reference current to produce a reference potential of a differential sense amplifier SA. Therefore, there is no need for estimating the margin of variations in reference voltage or reference current, and the circuit can be simplified.
The pair of inputs of the differential sense amplifier SA are connected with memories, and therefore the dependence of memory currents on the source voltage Vcc can be canceled.
When the voltage of word line and the threshold voltages (Vth) of the memory cells MC1 and MC2 are set so that the word line voltage is lower than a temperature intersection point of a drain current of the low-Vth memory cell, the temperature dependence of memory currents of one of memory cells MC1 and MC2, which hold complementary data, can be canceled. That is, characteristic curves showing the relation between a control gate voltage of a memory cell and a current between a source and drain have temperature dependence as in the cases of typical MOS transistors and intersect each other at a certain point. However, by setting word line voltages so that both the low-Vth and high-Vth memories have temperature dependence of the same direction, the temperature dependences of a pair of cells MC1 and MC2, whose threshold voltages are set complementarily can be made uniform. Therefore, the reduction in difference of read signals can be canceled by means of the temperature dependence.
As inverted data is also transmitted to a data transmission path of a negative-side memory cell corresponding to a data transmission path of a positive-side memory cell, it is suffice for a user program to forward only write data to the positive-side memory. As a result, data transmission time can be halved.
Similarly, verify sense amplifiers SA are prepared for positive-side and negative-side memory cells and made dedicated to their exclusive use respectively. Because of having the function of sending back the results of verify for both the positive- and negative-sides with Pass/Fail of one bit, it is suffice for a user program to use only a positive-side address to verify and thus the time of verify reduces to the half.
In a method that complementary data is readout, the result of read when the initial state is read at a high speed is unsteady. Accordingly, some blank check function is needed. Herein, the command control function of the flash sequencer 7 is used and therefore a blank check is performed according to the same operation as the verify read operation. As a result, the need for coupling a circuit for a blank check to an input node of the sense amplifier SA for high-speed read is eliminated. Then, it becomes possible to ensure high-speed read by the sense amplifier SA. As another blank check function, the flash memory module 6 may have a read function for blank check, however it is not shown in the drawing particularly. For instance, when there is a direction of a blank check operation, a selector for making one of the differential inputs of the hierarchical sense amplifier SA for high-speed read of the flash memory module a fixed voltage for a reference may be provided. When the reference voltage of the hierarchical sense amplifier SA is made constant, the speed for readout is reduced. Therefore, in the blank check mode, it is required to switch operations of a timing generator and IO circuit so that a read action is performed taking double the time or longer for read. When a blank check function is added to the high-speed sense amplifier SA, it is not required to transition to the verify mode as in the case of using the blank check mode.
Second Microcomputer
The sense amplifier SA shown in
The low-speed access port LVCSP performs an output operation in the second read mode, in which data read out from one storage device of the selected twin cell are amplified by the verify sense amplifier VSA_P or VSA_N, and the resultant data is output to the outside.
According to the output operation in the first read mode, as shown in
The differential amplification operation by the sense amplifier SA enables the decision of the output at an earlier time in comparison to the amplification operation using a single end input by the verify sense amplifier VSA_P or VSA_N. The differential amplification in the first read mode enables high-speed read. The single end amplification in the second read mode enables low-power consumption read even though it is performed at a low speed. To built the high-speed access port HACSP and the low-speed access port LACSP discretely allows individual connections of buses HBUS and PBUS depending on the difference of the read operations.
When responding to a request for read access from the central processing unit 2, the bus interface circuit 4A designates the high-speed access port HACSP in the first read mode or the low-speed access port LACSP in the second read mode according to the address targeted for the access. Thus, control for switching the accesses to the individual high-speed access port HACSP and low-speed access port LACSP can be realized using the bus interface circuit 4A relatively easily. The configuration so far is the same as the case shown in
In regard to the data write operation, in the case of a normal write operation, the circuit produces data in a complementary relation with data supplied from the CPU 2 through the peripheral bus PBUS again, sets the data thus produced on the latch LT, and write the data into a memory cell connected with the latch LT through the bit line MBLiP/MBLiN. In the example shown in
In a secure write operation, data supplied from the central processing unit 2 through the peripheral bus PBUS is set as complementary data on the latch LT, and written into the memory cell connected to the latch LT through the bit line MBLiP/MBLiN. In the secure write operation, it is necessary to perform a write operation with complementary data. In
In the secure read mode, in any of write and read operations, currents passing through the bit lines are in a complementary relation. Therefore, the whole quantity of current is fixed regardless of the bit pattern of read/write data. As a result, extraction of the bit pattern of data by analysis of current can be made difficult.
Third Microcomputer
The configuration of the flash memory module 6A is exemplified in
Referring to
Referring to
In the drawing, the reference character ADR collectively represents address signals supplied through the high-speed bus HBUS_A and low-speed bus PBUS_A. In the first row decoder (RDEC1) 24A which decodes an address signal ADR, the AND gate ANDw and OR gates ORw1 and ORw2 form the last decode stage of address signal ADR; and WADEC constitutes its preceding stage. The OR gates ORw1 and ORw2 output complementary signals Wft and Wfb of the least significant bit of an address signal. The complementary signals Wft and Wfb are input to the AND gate ANDw alternately in units of row. The signals Wst and Wsb are complementary signals of the second least significant address bit of the address signal. The signals Wst and Wsb are input to the AND gate ANDw alternately in two rows. Wu0 to Wum represent decode signals of address information from the most significant bit to the third least significant bit of the address signal. The decode signals Wu0 to Wum are supplied to the rank order AND gate ANDw in eight rows. Therefore, when the mode select signal 56 has a logical value of zero (0) (L: Low level), one word line WL is turned to the select level according to the value of an address signal ADR. When the mode select signal 56 has a logical value of one (1) (H: High level), two word lines WL are turned to the select level according to the value of the address signal ADR. Also, in regard to the second row decoder (RDEC2) 25A, select signals Mft, Mfb, Mst, Msb and Mu0 to Mum are produced by MGADEC, OR gates ORm1 and ORm2, AND gate ANDm in the same way. Hence, when the mode select signal 56 has a logical value zero (0) (L: Low level), one memory gate line MGL is turned to the select level according to the value of the address signal ADR. Further, when the mode select signal 56 has a logical value of one (1) (H: High level), two memory gate lines MGL are turned to the select level according to the value of the address signal ADR.
The twin cell mode control circuit 52 has an address comparator (ACOMP) 54 for judging whether or not the address signal ADR falls in an address range set on the address range setting register (ABREG) 53. When it is judged that the address signal ADR falls in the address range, the control circuit 52 outputs a logical value of one (1) to the AND gate 55. Also, on receipt of a setting value of the twin cell mode register 51 as an input, the AND gate 55 produces a mode select signal 56. When the setting value of the twin cell mode register 51 is a logical value of one (1), the double twin cell mode (4 memory cells/bit) is designated.
In the case where the logical value one (1) is set on the twin cell mode register 51, when a read operation is performed at an address in an address range set on the address range setting register (ABREG) 53, two word lines are selected for an address signal ADR. Stored information of two sets of twin cells connected to the sub bit lines SBL_iP, SBL_iN connected to the selected word lines and selected by the column decoder 30 are read out to the sub bit lines SBL_iP and SBL_iN. When the logical value 0 is set on the twin cell mode register 51, the mode signal 56 has a logical value of zero (0), and therefore one word line is selected according to the address signal ADR. When the double twin cell mode is selected in the read operation, the quantity of signals read out from the memory cells is doubled, and thus the speed of data read can be increased. In comparison to the double twin cell mode, the single twin cell mode is slow in read speed, however it can reduce the power consumption to a lower value. Also, in the write operation, in the double twin cell mode, two memory gate lines MGL are activated to the write level according to the address signal as in the case of the word lines WL. The same logical value data can be written into a memory cells within an address range set on the address range setting register (ABREG) 53 in units of double twin cells as in the read operation. In write operation in units of double twin cells, it is necessary to supply two or more twin cells with a write current in parallel. In the case where a write current supply capacity is small, write to a double twin cell may be performed in units of memory gate lines twice. Also, it is possible to cope with the write in units of double twin cells by inputting a read signal to the AND gate 55.
In the example shown by
The invention has been described specifically above based on embodiments of the invention, the invention is not so limited. Various changes and modification may be made without departing from the subject matters of the invention.
For example, the bit lines are not limited to the structure of main and sub bit lines. The configuration of the memory array is not limited to the configuration as shown in
| Number | Date | Country | Kind |
|---|---|---|---|
| 2006-277110 | Oct 2006 | JP | national |
| 2007-233738 | Sep 2007 | JP | national |
| Number | Name | Date | Kind |
|---|---|---|---|
| 6166938 | Wong | Dec 2000 | A |
| 6317349 | Wong | Nov 2001 | B1 |
| 6317364 | Guterman et al. | Nov 2001 | B1 |
| 6449204 | Arimoto et al. | Sep 2002 | B1 |
| 6563736 | Hsu et al. | May 2003 | B2 |
| 6587380 | Kanai et al. | Jul 2003 | B2 |
| 20030117842 | Hanzawa et al. | Jun 2003 | A1 |
| Number | Date | Country |
|---|---|---|
| 1-263997 | Oct 1989 | JP |
| 10-146049 | May 1998 | JP |
| 2001-178122 | Jun 2001 | JP |
| 2004-319007 | Nov 2004 | JP |
| Number | Date | Country | |
|---|---|---|---|
| 20080089146 A1 | Apr 2008 | US |
