Claims
- 1. A method of selecting an optimum protective element for an internal circuit of a semiconductor device, comprising the steps of:
- using a resistance value defined as:
- applied energy/.intg.(discharge current).sup.2 dt as an evaluation parameter that determines the electrostatic energy absorbing capacity of the protective element; and
- selecting a protective element, as the optimum protective element for the internal circuit, according to the resistance value.
- 2. A method according to claim 1, further comprising the steps of:
- determining a first energy absorbing limit of the protective element according to the withstand voltage thereof, a second energy absorbing limit of the internal circuit according to the withstand voltage thereof, and a quantity of applied energy according to a voltage applied to the semiconductor device including the protective element;
- determining first and second distributed energy quantities, as distributed to the protective element and the internal circuit, respectively, according to the corresponding resistances thereof;
- comparing the first and second energy absorbing limits with the first and second distributed energy quantities of the protective element and internal circuit, respectively to determine the risk of breakage of each; and
- determining whether the protective element is proper for the internal circuit of the semiconductor device based on the breakage risk result of the comparing step.
- 3. A method according to claim 2, further comprising the steps of:
- connecting a power source and a capacitor to one of the protective element, internal circuit, and semiconductor device including the protective element and internal circuit, in parallel;
- discharging the capacitor so as to apply a required voltage to the one element; and
- obtaining the quantity of energy distributed to the one element according to the applied voltage and the capacitance of the capacitor.
- 4. A method of evaluating the withstand voltage of a protective element used for a semiconductor device having an internal circuit and a protective element and comprising a semiconductor substrate of a first conductivity type having an upper main surface; a semiconductor layer having an upper main surface and of a second conductivity type, opposite to the first conductivity type, formed on the upper main surface of the semiconductor substrate and defining an interface therebetween; the internal circuit comprising a vertical bipolar transistor formed in a corresponding, first region of the semiconductor layer and having an emitter diffusion layer which extends into the semiconductor layer from the upper main surface thereof to a first depth therewithin; the protective element being formed in a corresponding second region of the semiconductor layer, displaced from and electrically isolated from the first region thereof in which the internal circuit is formed, and comprising a first diffusion layer of the first conductivity type which extends into the semiconductor layer, from the upper main surface thereof and within the corresponding second region, to a second depth therewithin, and a second diffusion layer of the second conductivity type, formed in the first diffusion layer and extending from the upper main surface of the semiconductor layer into the first diffusion layer to a depth less than the second depth, at least a part thereof extending to a third depth which is greater than the first depth; and first and second buried, diffused regions formed on the upper main surface of the substrate at respective first and second portions of the interface thereof with, and corresponding to, the first and second regions of the semiconductor layer in which the internal circuit and the protective element, respectively, are formed, comprising the step of evaluating the withstand voltage by using a resistance value of:
- applied energy/.intg.(discharge current).sup.2 dt which is a parameter determining the electrostatic energy absorbing capacity of the protective element.
- 5. A method of evaluating the withstand voltage of a protective element used for a semiconductor device having a first-conduction-type semiconductor substrate, an internal circuit including a vertical bipolar transistor formed in a second-conduction-type semiconductor layer disposed on the semiconductor substrate, and wherein the protective element comprises a first-conductor-type diffusion layer formed at an upper part of the second-conduction-type semiconductor layer and a second-conduction type diffusion layer formed in the first-conduction-type diffusion layer and being at least partly deeper than an emitter diffusion layer of the vertical bipolar transistor, comprising the step of evaluating the withstand voltage by using a resistance value of:
- applied energy/.intg.(discharge current).sup.2 dt
- which is a parameter determining the electrostatic energy absorbing capacity of the protective element.
Priority Claims (2)
Number |
Date |
Country |
Kind |
2-239350 |
Sep 1990 |
JPX |
|
3-52496 |
Mar 1991 |
JPX |
|
Parent Case Info
This application is a division of application Ser. No. 08/312,050 filed Sep. 23, 1994, which is currently pending and is a continuation of application Ser. No. 07/757,184, filed Sep. 10, 1991, now abandoned.
US Referenced Citations (9)
Foreign Referenced Citations (16)
Number |
Date |
Country |
0 042 581 |
Dec 1981 |
EPX |
0 342 695 |
Nov 1989 |
EPX |
52-014384 |
Feb 1977 |
JPX |
56-149132 |
Nov 1981 |
JPX |
58-003263 |
Jan 1983 |
JPX |
58-161433 |
Sep 1983 |
JPX |
59-211348 |
Nov 1984 |
JPX |
60-197041 |
Oct 1985 |
JPX |
61-219169 |
Sep 1986 |
JPX |
62-018063 |
Jan 1987 |
JPX |
62-086941 |
Apr 1987 |
JPX |
62-125659 |
Jun 1987 |
JPX |
01-241227 |
Sep 1989 |
JPX |
01-293562 |
Nov 1989 |
JPX |
02-058499 |
Feb 1990 |
JPX |
02-246633 |
Oct 1990 |
JPX |
Non-Patent Literature Citations (3)
Entry |
Patent Abstracts of Japan, vol. 11, No. 187 (E-516) 16 Jun. 1987 & JP-A-62-018063 (NEC Corp) 27 Jan. 1987. |
Chapron, "Les circuits integres bipolaires: comment diminuer leur sensibilite aux decharges electrostatiques," Revue Generale de l'Electricite, vol. 2, Feb. 1987, Paris, FR, pp. 19-24. |
Tailliet et al., "Characterization of an n-p-n Structure under ESD Stress and Proposed Electrical Model," IEEE Transactions on Electron Devices, vol. 37, No. 4, Apr. 1990, New York, NY, pp. 1111-1120. |
Divisions (1)
|
Number |
Date |
Country |
Parent |
312050 |
Sep 1994 |
|
Continuations (1)
|
Number |
Date |
Country |
Parent |
757184 |
Sep 1991 |
|