Patent Grant
10083995
Field of the Invention
The present invention relates to a semiconductor display device in which an organic resin film is used as an interlayer insulating film.
Description of the Related Art
In recent years, a technology for forming a TFT on a substrate has achieved a great advance, and application of the technology to an active matrix semiconductor display device which is one of semiconductor devices has been in progress. In particular, a TFT using a polycrystalline semiconductor film can operate at a high speed because it has field effect mobility higher than that of a conventional TFT using an amorphous semiconductor film. Thus, it is possible to perform control of pixels, which has been conventionally performed by a drive circuit provided outside a substrate, with a drive circuit formed on a substrate identical with a substrate on which the pixels are formed.
A TFT includes an active layer, which is obtained by adding impurities giving one conductive type to a semiconductor film, a gate electrode, and a gate insulating film provided between the active layer and the gate electrode. Further, in general, an interlayer insulating film including an insulating film is formed covering the TFT, and a wiring to be electrically connected to the TFT is formed on the interlayer insulating film.
Unless a surface of the interlayer insulating film is sufficiently planarized, when the wiring to be electrically connected to the TFT is formed on the interlayer insulating film, disconnection of the wiring is caused or the wiring becomes partially thin to increase a wiring resistance. In addition, in the case in which a pixel electrode is formed on the interlayer insulating film, unevenness is formed on a surface of the pixel electrode due to unevenness of a surface of the interlayer insulating film or a thickness of the pixel electrode cannot be uniformalized, which appears as irregularity in display.
Therefore, it is necessary to form the interlayer insulating film sufficiently thick, for example, approximately 1 to 5 μm in order to prevent unevenness from appearing on the surface of the interlayer insulating film according to a shape peculiar to the TFT.
The interlayer insulating films are roughly classified into an inorganic insulating film hereinafter referred to as inorganic resin-film and an insulating film including an organic resin having an insulating property (hereinafter referred to as organic resin film).
The inorganic insulating film is formed by chemical vapor deposition such as the CVD method or the sputtering method. Thus, in the case in which the inorganic insulating film is used as an interlayer insulating film, there is a disadvantage that treatment takes time because the inorganic insulating film has to be formed thick enough to allow a surface thereof to be planarized.
On the other hand, in the case in which the organic resin film is used, since an organic resin can be applied to a substrate on which a TFT is formed, an interlayer insulating film with a surface thereof planarized can be formed easily.
Incidentally, a wiring to be connected to a TFT is formed by forming a film having conductivity (hereinafter referred to a conductive film) on an interlayer insulating film in which a contact hole is opened and etching the conducive film.
In this case, both wet etching and dry etching can be used as the etching of the conductive film. However, the wet etching cannot cope with micronization of a wiring pattern of 3 μm or less because it is isotropic etching. On the other hand, the dry etching is capable of coping with micronization of a wiring pattern because anisotropic etching is possible with the dry etching.
However, a problem of the dry etching is that, when a conductive film on an interlayer insulating film including an organic resin film, a surface of the organic resin film is roughened. If the surface of the organic resin film is roughened, planarity of a surface of a pixel electrode to be formed on the organic resin film is spoiled, which affects display of a pixel.
In addition, organic resin is high in a water absorbing property and absorbs moisture in alkaline water solution, which is used in development, to swell. Thus, it is necessary to provide a step for subjecting the organic resin film to heating treatment after development to evaporate moisture contained therein. Moreover, even if the organic resin film is subjected to the heating treatment to evaporate the moisture, it is likely that the film absorbs moisture in an adjacent film or the atmosphere, the moisture in the film corrodes a wiring formed in contact with the organic resin film as time elapses, and long-term reliability of a panel is spoiled.
The present invention has been devised in view of the above and other drawbacks, and it is an object of the present invention to provide a semiconductor display device having an interlayer insulating film which can obtain planarity of a surface of the interlayer insulating film while controlling film formation time, can control time for heating treatment for removing moisture in the interlayer insulating film, and can prevent the moisture from being discharged to a film or an electrode adjacent to the interlayer insulating film.
In addition, since a circuit comprising a thin film transistor more or less has unevenness on its surface, it has been a general practice to planarize the surface with an organic resin film or the like in forming a liquid crystal element or a light emitting element thereon. However, facts described below have been proven by researches of the applicant. That is, it has been proved that, in the case in which a resin film is used as an interlayer insulating film and a contact hole is formed using a dry etching technique, a threshold voltage (Vth) of a completed thin film transistor fluctuate largely. For example, data shown in
The data of
The present invention has been devised in view of the above-described problems, and it is an object of the present invention to provide a technique for manufacturing a thin film transistor without fluctuating a threshold voltage thereof in manufacturing a display device using an organic resin film as interlayer insulating film to thereby attaining improvement of stability of an operation performance of the display device and increase in a design margin in circuit design. In addition, it is another object of the present invention to attain improvement of image quality of the display device.
In the present invention, the perimeter of an organic resin film containing a positive photosensitive acrylic resin is surrounded by an insulating film containing nitrogen which is less likely to transmit moisture compared with an organic resin.
More specifically, after forming a TFT, an inorganic insulating film containing nitrogen, which is less likely to transmit moisture compared with organic rein, is formed so as to cover the TFT. Next, an organic resin containing a photosensitive acrylic resin is applied to the inorganic insulating film to form an organic resin film. The organic resin film is partially exposed to light to open the same. Thereafter, an inorganic insulating film containing nitrogen which is less likely to transmit moisture compared with an organic resin is formed so as to cover the opened organic resin film. Then, in the opening part of the organic resin film, a gate insulating film and the two-layer inorganic insulating films containing nitrogen are etched to partially open them to expose an active layer of the TFT.
In this etching, it is essential to prevent the organic resin film from being exposed in a region where a part, in which it is desirable to avoid influence of moisture and influence of unevenness of a surface of a film, such as a wiring or a pixel electrode is formed on the surface in a later process. In addition, the other regions may be completely covered by the inorganic insulating film.
In general, since the inorganic insulating film has less etching damage due to dry etching compared with the organic resin film represented by an acrylic resin, roughness of a surface of the film is less. Thus, since unevenness is prevented from appearing on a surface of a pixel electrode or the like to be formed later or a thickness of the pixel electrode is prevented from becoming non-uniform, irregularity can be prevented from occurring in display.
In addition, since the organic resin film is covered by the inorganic insulting film containing nitrogen which is less likely to transmit moisture compared with the organic resin, discharge of moisture from the organic resin film can be controlled and, conversely, the organic resin film can be prevented from absorbing alkaline water solution, which is used in development, to swell, and time for heating treatment for the purpose of removing moisture after the development can be controlled. Thus, discharge of moisture in the organic resin film to an adjacent film or electrode can be prevented more and long-term reliability of a panel can be improved. Moreover, in the case in which a light emitting element represented by an organic light emitting diode (OLED) is used, luminance of the light emitting element can be prevented from deteriorating due to moisture discharged from the organic resin film.
Note that, in the present invention, a photosensitive acrylic resin is used as the organic resin film. The photosensitive organic resin includes a positive photosensitive organic resin in which a part exposed to an energy beam such as light, electron, or ion is removed and a negative photosensitive organic resin in which an exposed part remains.
In the case of the positive acrylic resin, as shown in
In the case in which the positive acrylic resin is used, an angle θ of a tangent line with respect to the substrate at a contact point in a part in the opening part where the positive organic resin film 7001 breaks can be set to 30° or more and 65° or less.
In this way, in the case of the positive organic resin film, all the curvature centers on the surface of the organic resin film in the opening part exist on the substrate side, and a part of the film is less likely to remain in a part, which is desired to be opened, due to etching failure. Thus, contact failure is less likely to occur, which leads to increase in yield.
In the case of the negative acrylic resin, as shown in
As described above, in the case of the negative organic resin film, the curvature center on the surface of the organic resin film in the opening part exists on the opposite side of the substrate from the contact point R0 toward the center. The longer a distance from the contact point R0 to a part where the negative organic resin film 7006 breaks, the smaller an area of the opening part becomes and more likely contact failure is caused. This distance changes depending upon conditions of etching or a thickness of the organic resin film before being opened. In addition, although
However, the organic resin which can form the sectional shape shown in
In addition, in the case in which non-photosensitive organic resin is used, general dry etching is used for forming an opening in an interlayer insulating film. The dry etching is an etching method using an active radical or plasma of a reactive gas. Since the interlayer insulating film has a thickness ten times as large as that of a gate insulating film, the dry etching with an object of forming an opening takes time. When a substrate on which a TFT is formed is exposed to plasma for a long time, threshold values of the TFT are likely to fluctuate to a positive side due to so-called charging damage in which a hole is trapped in the gate insulating film. Thus, by using the photosensitive organic resin to form an opening with the wet etching as in the present invention, time required for the dry etching can be reduced significantly and fluctuation of threshold value of the TFT can be controlled.
Further, in the present invention, a gate electrode of a TFT and an electrode of a capacitor used in a drive circuit of a semiconductor display device are simultaneously formed, and a wiring to be electrically connected to the TFT and the other electrode of the capacitor are simultaneously formed. Then, in an opening part of an organic resin film, two-layer inorganic insulating films overlap each other with the two electrodes between them, whereby a storage capacitor is formed.
Since the semiconductor display device has its drive circuit formed on a glass substrate, the number of pins of an FPC can be reduced, physical impact resistance can be increased, and a size of the semiconductor display device itself can be controlled. In addition, decrease in yield due to connection failure of the FPC can be controlled.
Note that, representative examples of the drive circuit include a scanning line drive circuit for selecting one or several pixels among plural pixels, which are provide in a pixel portion, in order and a signal line drive circuit for inputting a signal having image information (video signal) in the selected pixel(s). Both the pixels can be formed using the present invention. In particular, it is possible to use a capacitor to be formed using the present invention, for example, as a capacitor included in a capacity division type D/A conversion circuit of the signal line drive circuit.
In addition, it is also possible to form other semiconductor devices used in a semiconductor display device such as a controller or a CPU, which have been formed on a silicon substrate, integrally on a glass substrate using the present invention. In particular, a capacitor to be manufactured using the capacitor of the present invention can be used as a capacitor included in every circuit such as a booster circuit, a Dynamic Random Access Memory (DRAM), an analog latch, a capacity division type D/A conversion circuit, and a protection circuit for coping with static electricity.
By integrally forming other circuits used in a semiconductor display device such as a controller and a CPU on a glass substrate, the number of pins of an FPC can be further reduced, physical impact resistance can be increased, and a size of the semiconductor display device itself can be controlled. In addition, decrease in yield due to connection failure of the FPC can be further controlled.
Since an end of the positive polyimide film 7011 in which the opening part is formed is not sufficiently roundish in the opening part, when a wiring is formed on the second inorganic insulating film 7012, a film thickness of the wiring is reduced at the end to increase a wiring resistance. In addition, in the case in which the second inorganic insulating film 7012 is formed by the chemical vapor deposition method, since the end of the positive polyimide film 7011 in the opening part is not sufficiently roundish, the second inorganic insulating film 7012 may be formed thicker at an end 7013 than other parts of the film. This is because, when material molecules constituting a thin film adhere to a surface to be formed, the material molecules move on the surface looking for a stable site but tend to gather in a part of a shape having an acute angle (shape to be a projected part) like an upper end of a contact hole. This tendency is particularly conspicuous in the evaporation method. If the second inorganic insulating film 7012 is formed thick partially at the end 7013, a film thickness of the wiring is reduced especially at the end to increase the wiring resistance.
Therefore, it is not preferable to use the positive photosensitive polyimide or other organic resins, which form a sectional shape not in curves at an end of an opening part as shown in
Next, a section in the vicinity of a contact hole at the time when the contact hole is formed by etching to open an inorganic insulating film will be described. After forming films to a state shown in
Note that
The contact hole 7023 is formed inside an opening part 7024 formed in the positive organic resin film 7001. Then, as shown in
A wiring 7026 obtained by patterning the conductive film 7025 is connected with a semiconductor film 7300 formed under the gate insulating film 7022 via the contact hole 7023 formed substantially in the center of the opening part 7024.
In this way, the contact hole 7023 is formed so as to be always settled in the opening part 7024 and is adapted such that the positive organic resin film 7001 is not exposed in the contact hole 7023 due to the formation of the contact hole 7023.
Note that, although the contact hole 7023 is laid out so as to be located substantially in the center of the opening part 7024 in
The wiring 7026 obtained by patterning the conductive film 7025 is connected with a semiconductor film (not shown) formed under the gate insulating film 7022 via the contact hole 7023, which deviates to an upper side direction in the figure, in the opening part 7024.
Next, structures of a TFT and a capacitor in the semiconductor display device of the present invention will be described with reference to
In
On the other hand, a first electrode for capacitor 8007 formed on the gate insulating film 8003 can be formed from the same conductive film as the gate electrode 8004.
Then, a first inorganic insulating film 8008 is formed so as to cover the TFT 8001 and the first electrode for capacitor 8007. The first inorganic insulating film 8008 is an insulating film containing nitrogen and has a characteristic that it is less likely to penetrate moisture than an organic resin film to be formed later.
Then, after applying a photosensitive organic resin on the first inorganic insulating film 8008, an organic resin film 8009 having an opened part is formed by baking the photosensitive organic resin and exposing and developing a part desired to be opened. At this point, a part of the first inorganic insulating film 8008 is exposed in the opening part.
Then, a second inorganic insulating film 8010 is formed covering the organic resin film 8009 and a part of the first inorganic insulating film 8008 exposed in the opening part. Similar to the first inorganic insulating film 8008, the second inorganic insulating film 8010 is an insulating film containing nitrogen and has a characteristic that it is less likely to penetrate moisture than an organic resin film.
Note that since the first inorganic insulating film 8008 and the second inorganic insulating film 8010 are used as dielectric bodies of a capacitor, a capacitance of the capacitor is reduced if the films are too thick and treatment time required for film formation cannot be controlled. On the contrary, if the films are too thin, an effect that penetration of moisture is prevented is weakened. The first inorganic insulating film 8008 and the second inorganic insulating film 8010 preferably have a film thickness of approximately 10 nm to 200 nm, respectively, and a total film thickness of the two layers is preferably approximately 20 nm to 400 nm.
Then, in the opening part of the organic resin film 8009, the gate insulating film 8003, the first inorganic insulating film 8008, and the second inorganic insulating film 8010 are subjected to dry etching so as to expose a part of the semiconductor film and a contact hole is formed. In this case, the semiconductor film 8002 has an effect as an etching stopper.
In this case, the first inorganic insulating film 8008 and the second inorganic insulating film 8010, which exist on the first electrode for capacitor 8007, are covered by a resist mask so as not to be etched.
Then, the resist mask is removed by a developer. In general, an alkaline water solution is used as the developer, which contains a large quantity of moisture. In the present invention, since the organic resin film 8009 is covered by the first inorganic insulating film 8008 and the second inorganic insulating film 8010, the organic resin film 8009 is never exposed to the developer directly. Thus, the moisture of the developer is less likely to enter the organic resin film 8009 and swell. Therefore, after removing the resist mask with the developer, time for heating treatment for the purpose of removing moisture can be reduced.
Then, a conductive film is formed on the second inorganic insulating film 8010 so as to cover the contact hole. Then, a wiring 8011 connected to the semiconductor film 8002 and the second electrode for capacitor 8012 are formed by etching the conductive film. The second electrode for capacitor 8012 is overlapped the first electrode for capacitor 8007 with the first inorganic insulating film 8008 and the second inorganic insulating film 8010 between them. A storage capacitor 8013 is formed of the second electrode for capacitor 8012, the first inorganic insulating film 8008, the second inorganic insulating film 8010, and the first electrode for capacitor 8007.
The present invention has characteristics in that this storage capacitor 8013 is used as a capacitor included in a drive circuit of a semiconductor display device, a CPU, a controller, or other circuits. Note that the TFT 8001 may be a top gate type or a bottom gate type.
Note that, in addition to the storage capacitor of
In
On the other hand, a first electrode 8107 formed on the insulating surface 8100 can be formed from the same conductive film as the gate electrode 8104.
Then, a first inorganic insulating film 8108 is formed so as to cover the TFT 8101 and the first electrode for capacitor 8107. Then, after applying a photosensitive organic resin on the first inorganic insulating film 8108, an organic resin film 8109 having an opening part is formed by baking the photosensitive organic resin and exposing and developing a part desired to be opened. At this point, a part of the first inorganic insulating film 8108 is exposed in the opening part.
Then, a second inorganic insulating film 8110 is formed covering the organic resin film 8109 and a part of the first inorganic insulating film 8108 exposed in the opening part. Similar to the first inorganic insulating film 8108, the second inorganic insulating film 8110 is an insulating film containing nitrogen and has a characteristic that it is less likely to penetrate moisture than an organic resin film.
Note that since the first inorganic insulating film 8108 and the second inorganic insulating film 8110 are used as dielectric bodies of a capacitor, a capacitance of the capacitor is reduced if the films are too thick and treatment time required for film formation cannot be controlled. On the contrary, if the films are too thin, an effect that penetration of moisture is prevented is weakened. In addition, in the case of the TFT of the bottom gate type, the gate insulating film 8103 also exists between the first electrode for capacitor 8107 and a second electrode for capacitor 8112 and is used as a part of the dielectric body. Thus, it is necessary to determine film thicknesses of the first inorganic insulating film 8108 and the second inorganic insulating film 8110 taking into account a film thickness of the gate insulating film 8103. The first inorganic insulating film 8108 and the second inorganic insulating film 8110 preferably have a film thickness of approximately 10 nm to 200 nm, respectively, and a total film thickness of the three layers including the gate insulating film 8103 is preferably approximately 30 nm to 500 nm.
Then, in the opening part of the organic resin film 8109, the gate insulating film 8103, the first inorganic insulating film 8108, and the second inorganic insulating film 8110 are subjected to dry etching so as to expose a part of the semiconductor film and a contact hole is formed. In this case, the semiconductor film 8102 has an effect as an etching stopper. In addition, the first inorganic insulating film 8108 and the second inorganic insulating film 8110, which exist on the first electrode for capacitor 8107, are covered by a resist mask so as not to be etched.
Then, the resist mask is removed by a developer. In general, an alkaline water solution is used as the developer, which contains a large quantity of moisture. In the present invention, since the organic resin film 8109 is covered by the first inorganic insulating film 8108 and the second inorganic insulating film 8110, the organic resin film 8109 is never exposed to the developer directly. Thus, the moisture of the developer is less likely to enter the organic resin film 8109 and swell. Therefore, after removing the resist mask with the developer, time for heating treatment for the purpose of removing moisture can be reduced.
Then, a conductive film is formed on the second inorganic insulating film 8110 so as to cover the contact hole. Then, a wiring 8111 connected to the semiconductor film 8102 and the second electrode for capacitor 8112 are formed by etching the conductive film. The second electrode for capacitor 8112 overlaps the first electrode for capacitor 8107 with the first inorganic insulating film 8108 and the second inorganic insulating film 8110 between them. A storage capacitor 8113 is formed of the second electrode for capacitor 8112, the first inorganic insulating film 8108, the second inorganic insulating film 8110, and the first electrode for capacitor 8107.
Next, a structure of a drive circuit of the semiconductor display device manufactured using the present invention will be described citing an example.
In addition, reference numeral 121 denotes a booster circuit, which can generate a power supply voltage of various levels, which is supplied to a drive circuit, from a supplied power supply voltage.
When a clock signal (CLK) and a start pulse signal (SP) are supplied to the shift register circuit 115_1, the shift register circuit 115_1 generates a timing signal for controlling timing for sampling a video signal.
The generated timing signal is supplied to the level shift circuit 115_2. On the other hand, the power supply voltage generated in the booster circuit 121 has been supplied to the level shift circuit 115_2, and the level shift circuit 115_2 amplifies an amplitude of a voltage of the timing signal using the supplied power supply voltage.
The timing signal amplified in the level shift circuit 115_2 is inputted in the sampling circuit 115_3. Then, the video signal inputted in the sampling circuit 115_3 is sampled synchronizing with the timing signal inputted in the sampling circuit 115_3 and is inputted in the pixel portion 120 via the signal line.
A power supply voltage Vdd is supplied to both of a gate and a drain of the n-channel TFT 122. Note that Vdd>Gnd. In addition, both of the gate and the drain of the n-channel TFT 123 are connected to a source of the n-channel TFT 122. One of two electrodes for capacitor included in the capacitor 124 is connected to the source of the n-channel TFT 122, and the clock signal CLK is supplied to the other of the two electrodes. In addition, one of two electrodes for capacitor included in the capacitor 125 is connected to a source of the n-channel TFT 123 and the other is connected to a Gnd. A voltage of the source of the n-channel TFT 123 is supplied to the level shift circuit 115_2 as a power supply voltage.
The n-channel TFT 123 has a semiconductor film 124, a gate insulating film 125, and a gate electrode 126. Further, the n-channel TFT 123 is covered by a first inorganic insulating film 128. In addition, an organic resin film 129 having an opening part is formed on the first inorganic insulating film 128, and a second inorganic insulating film 130 is formed covering the organic resin film 129.
A wiring 127 is connected to the gate electrode 126 and the semiconductor film 124 in the opening part of the organic resin film 129 via contact holes formed in the gate insulating film 125, the first inorganic insulating film 128, and the second inorganic insulating film 130. In addition, the wiring 131 is connected to the semiconductor film 124 in the opening part of the organic resin film 129 via the contact holes formed in the gate insulating film 125, the first inorganic insulating film 128, and the second inorganic insulating film 130.
In addition, a first electrode for capacitor 133 overlaps a second electrode for capacitor, which is a part of the wiring 131, sandwiching the first inorganic insulating film 128 and the second inorganic insulating film 130 between them in the opening part of the organic resin film 129, whereby a storage capacitor 134 is formed.
Note that the booster circuit included in the semiconductor device of the present invention is not limited to this structure.
One electrodes (first electrodes) of the capacitors Cs1, Cs2, and Cs3 are connected to the ground via the SW1, SW4, and SW7, respectively. In addition, the other electrodes (second electrodes) of the capacitors Cs1, Cs2, and Cs3 are connected to the first electrodes via the SW2 and the SW3, the SW5 and the SW6, and the SW8 and the SW9, respectively. Further, Vdd (Vdd>ground) is given to a node of the SW2 and the SW3. A node of the SW5 and the SW6 is connected to the first electrode of the capacitor Cs1. In addition, a node of the SW8 and the SW9 is connected to the first electrode of the capacitor Cs2. A voltage of the first electrode of the capacitor Cs3 is given to a circuit of a later stage.
Although the description is made citing the storage capacitor of the booster circuit in this embodiment mode, a storage capacitor to be manufactured using the present invention is not limited to this but can be used in other circuits of the semiconductor display device. In addition, the semiconductor circuit using the semiconductor circuit as described in this embodiment mode may be formed on a substrate different form the substrate on which the pixel portion is formed.
Embodiments of the present invention will be hereinafter described.
In this embodiment, a manufacturing method of a light emitting device which is one of the semiconductor devices of the present invention will be described. Note that, in this embodiment, a method of manufacturing a pixel portion and a storage capacitor included in a circuit provided around the pixel portion will be described in detail.
First, as shown in
Island-shaped semiconductor layers 5003 and 5004 are formed of a crystalline semiconductor film which is produced by crystallizing a semiconductor film having an amorphous structure with the laser crystallization method or the publicly known thermal crystallization method. These island-shaped semiconductor layers 5003 and 5004 are formed with a thickness of 25 to 80 nm (preferably 30 to 60 nm). A material of the crystalline semiconductor film is not limited but is preferably formed of silicon, silicon germanium (SiGe), or the like.
In order to produce the crystalline semiconductor film with the laser crystallization method, an excimer laser, a YAG laser, or a YVO4 laser of a pulse oscillation type or a continuous light emitting type is used. In the case in which these lasers are used, it is favorable to use a method of condensing laser beams, which are radiated from a laser oscillator irradiating, in a linear shape and irradiating the laser beams on a semiconductor film. Although conditions of crystallization are appropriately selected by an operator, in the case in which the excimer laser is used, it is favorable to set a pulse oscillation frequency to 300 Hz and a laser energy density to 100 400 mJ/cm2 (representatively, 200 to 300 mJ/cm2). In addition, in the case in which the YAG laser is used, it is favorable to use a second higher harmonic and set the pulse oscillation frequency to 30 to 300 kHz and the laser energy density to 300 to 600 mJ/cm2 (representatively, 350 to 500 mJ/cm2). Then, the laser beams condensed in a linear shape are irradiated over an entire surface of a substrate with a width of 100 to 1000 μm, for example, 400 μm. At this point, an overlap ratio of the linear laser beams is set to 50 to 90%.
Note that not only silicon but also silicon germanium may be used in the semiconductor film. In the case in which silicon germanium is used, a concentration of the germanium is preferably about 0.01 to 4.5 atomic %.
Subsequently, a gate insulating film 5007 covering the island-shaped semiconductor layers 5003 and 5004 is formed. The gate insulating film 5007 is formed of an insulating film containing silicon with a thickness of 40 to 150 nm using the plasma CVD method or the sputtering method. In this embodiment, the gate insulating film 5007 is formed of a silicon oxide nitride film with a thickness of 120 nm. It is needless to mention that the gate insulating film 5007 is not limited to such a silicon oxide nitride film and an insulating film containing other silicon may be used in a single layer or a laminated layer structure. For example, in the case in which a silicon oxide film is used, the silicon oxide film is formed by mixing TEOS (Tetraethyl Orthosilicate) and O2 with the plasma CVD method, setting a reactive pressure and a substrate temperature thereof to 40 Pa and 300 to 400° C., respectively, and discharging the mixed TEOS and O2 at a high frequency (13.56 MHz), a power flux density of 0.5 to 0.8 W/cm2. The silicon oxide film produced in this way can thereafter obtain favorable characteristics as a gate insulating film through thermal annealing at 400 to 500° C. In addition, aluminum nitride can be used as a gate insulting film. Since the aluminum nitride has relatively high thermal conductivity, heat generated by a TFT can be diffused efficiently. Further, after forming silicon oxide, silicon oxide nitride, or the like which does not contain aluminum, a film laminated aluminum nitride thereon may be used as a gate insulating film.
Then, a first conductive film 5008 and a second conductive film 5009 for forming a gate electrode on the gate insulating film 5007 are formed. In this embodiment, the first conductive film 5008 is formed of Ta with a thickness of 50 to 100 nm and the second conductive film 5009 is formed of W with a thickness of 100 to 300 nm.
A Ta film is formed by sputtering a target of Ta with Ar. In this case, if an appropriate amount of Xe or Kr is added to Ar, an internal stress of the Ta film can be eased to prevent exfoliation of the film. In addition, a Ta film of an α phase has a resistivity of approximately 20 μΩcm and can be used for a gate electrode, but a Ta film of a β phase has a resistivity of approximately 180 μΩcm and is not suitable to use as a gate electrode. In order to form the Ta film of the α phase, if tantalum nitride having a crystal structure close to the α phase of Ta is formed as a base of Ta with a thickness of approximately 10 to 50 nm, the Ta film of the α phase can be obtained easily.
In the case in which a W film is formed, it is formed by the sputtering method targeting W. Besides, the W film can also be formed by thermal CVD method using tungsten hexafluoride (WF6). In any case, it is necessary to realize a low resistivity in order to use the W film as a gate electrode, and it is desirable to set a resistivity of the W film to 20 μΩcm or less. Reduction of a resistivity can be realized in the W film by increasing a size of a crystal grain. However, in the case in which a large quantity of impurity components such as oxygen are contained in W, crystallization is hindered and a resistivity of the W film is increased. Consequently, in the case in which the W film is formed by the sputtering method, the W film is formed using a W target with a purity of 99.99 or 99.9999% and giving careful consideration such that impurities are not mixed from a chemical vapor at the time of film formation, whereby a resistivity of 9 to 20 μΩcm can be realized.
Note that, although the first conductive film 5008 is assumed to be Ta and the second conductive film 5009 is assumed to be W, both the conductive films are not specifically limited but may be formed of an element selected out of Ta, W, Ti, Mo, Al, and Cu, or an alloy material or a compound material containing the element as a main component. In addition, a semiconductor film represented by a polysilicon film doped with an impurity element such as phosphorus may be used. As examples of a combination other than this embodiment, a combination of the first conductive film formed of tantalum nitride (TaN) and the second conductive film formed of W, a combination of the first conductive film formed of tantalum nitride (TaN) and the second conductive film formed of Al, and a combination of the first conductive film formed of tantalum nitride (TaN) and the second conductive film formed of Cu are preferable. In addition, a semiconductor film represented by a polysilicon film doped with an impurity element such as phosphorus or an AgPdCu alloy may be used as the first conductive film and the second conductive film.
In addition, the gate electrode is not limited to the two-layer structure but may be a three-layer structure of, for example, a tungsten film, a film of an alloy of aluminum and silicon (Al—Si), and a titanium nitride film laminated one after another. Further, in the case in which the gate electrode is formed in the three-layer structure, tungsten nitride may be used instead of tungsten, a film of an alloy of aluminum and titanium (Al—Ti) may be used instead of the film of the alloy of aluminum and silicon (Al—Si), and a titanium film may be used instead of the titanium nitride film.
Note that it is important to appropriately select an optimum etching method or a type of an etchant depending upon materials of conductive films.
Next, a mask 5010 with resist is formed, and first etching treatment is performed in order to form an electrode and a wiring. In this embodiment, the first etching treatment is performed by using an ICP (Inductively Coupled Plasma) etching method, mixing CF4 and Cl2 in a gas for etching, and inputting an RF (13.56 MHz) power of 500 W in an electrode of a coil type at a pressure of 1 Pa to generate plasma. An RF (13.56 MHz) power of 100 W is also inputted on the substrate side (sample stage), and a substantially negative self-bias voltage is applied thereto. In the case in which CF4 and Cl2 are mixed, both of the W film and the Ta film are etched to the same degree.
With the above-mentioned etching conditions, ends of the first conductive film and the second conductive film are formed in a taper shape according to an effect of the bias voltage applied to the substrate side by making a shape of the mask with resist suitable. An angle of the taper portion becomes 15 to 45°. In order to etch a gate insulating without leaving a residuum on the gate insulating film, it is favorable to increase etching time at a rate of approximately 10 to 20%. Since a selection ratio of a silicon oxide nitride film with respect to the W film is 2 to 4 (representatively, 3), a surface where the silicon oxide nitride film is exposed is etched by approximately 20 to 50 nm by over etching treatment. In this way, conductive layers of a first shape 5011 to 5014 (first conductive layers 5011a to 5014a and second conductive layers 5011b to 5014b) consisting of the first conductive layer and the second conductive layer are formed by the first etching treatment. At this point, in the gate insulating film 5007, a region not covered by the conductive layers of the first shape 5011 to 5014 is etched by approximately 20 to 50 nm, and a thinned region is formed (
Then, first doping treatment is performed to add an impurity element for giving an N type is added (
Next, second etching treatment is performed as shown in
An etching reaction of the W film and the Ta film due to the mixed gas of CF4 and Cl2 can be surmised from a radical or an ion type to be generated and a vapor pressure of a reaction product. Comparing vapor pressures of fluorides and chlorides of W and Ta are compared, WF6 which is a fluoride of W has an extremely high vapor pressure and the other fluorides and chlorides WCl5, TaF5, and TaCl5 have similar vapor pressures of the same degree. Therefore, both of the W film and the Ta film are etched with the mixed gas of CF4 and Cl2. However, when an appropriate quantity of O2 is added to this mixed gas, CF4 and O2 react with each other to change to CO and F, and a large quantity of an F radical or an F ion is generated. As a result, an etching speed of the W film having a high vapor pressure of a fluoride increases. On the other hand, Ta has relatively little increase in an etching speed even if F increases. In addition, since Ta is more likely to be oxidized compared with W, a surface of Ta is oxidized by adding O2. Since an oxide of Ta does not react with fluorine or chlorine, the etching speed of the Ta film further decreases. Therefore, it becomes possible to differentiate etching speeds of the W film and the Ta film and to make the etching speed of the W film higher than that of the Ta film.
Then, as shown in
Then, as shown in
The impurity regions are formed in the respective island-shaped semiconductor layers in the above-mentioned process. The second conductive layers 5026 to 5028 overlapping the island-shaped semiconductor layers function as the gate electrode. In addition, the second conductive layer 5029 functions as the first electrode for capacitor.
Then, with an object of conductive type control, a process for activating the impurity elements added to the respective island-shaped semiconductor layer is performed. This process is performed by a thermal anneal method using an anneal furnace. Besides, an laser anneal method or a rapid thermal anneal method (RTA method) can be applied. In the thermal anneal method, the process is performed in a nitrogen atmosphere with an oxygen concentration of 1 ppm or less, preferably 0.1 ppm or less, at a temperature of 400 to 700° C., representatively, 500 to 600° C. In this embodiment, heat treatment is performed at 500° C. for four hours. However, in the case in which the wiring material used in the second conductive layers 5026 to 5029 is susceptible to heat, it is preferable to form an interlayer insulating film (containing silicon as a main component) in order to protect the wiring and the like and, then, activate the film.
Moreover, a process for performing heat treatment at a temperature of 300 to 450° C. for 1 to 12 hours in an atmosphere containing 3 to 100% of nitrogen to hydrogenate the island-shaped semiconductor layer is performed. This process is a process for terminating dangling bond of a semiconductor layer with thermally excited hydrogen. As other means of hydrogenation, plasma hydrogenation (using hydrogen excited by plasma) may be performed.
Subsequently, as shown in
Note that aluminum nitride has a relatively high thermal conductivity and can effectively diffuse heat generated in a TFT or a light emitting element.
Next, an organic resin film 5061 consisting of a positive photosensitive organic resin is formed on the first inorganic insulating film 5060. Although the organic resin film 5061 is formed using positive photosensitive acrylic in this embodiment, the present invention is not limited to this.
In this embodiment, the organic resin film 5061 is formed by applying positive photosensitive acrylic with a spin coat method and baking the same. Note that a film thickness of the organic resin film 5061 is set to be approximately 0.7 to 5 μm (preferably, 2 to 4 μm) after baking.
Next, a part where an opening part is desired to be formed is exposed to light using a photo mask. Then, after developing the part with a developer containing TMAH (tetramethyl ammonium hydroxide) as a main component, the substrate is dries, and baking is performed at 220° for approximately one hour. Then, as shown in
Note that, since the positive photosensitive acrylic is light brown, it is subjected to decolorizing treatment when light emitted from a light emitting element travels to the substrate side. In this case, before baking, the entire photosensitive acrylic after development is exposed to light again. In the exposure at this point, slightly stronger light is irradiate compared with the exposure for forming the opening part or irradiation time is extended such that the exposure can be performed completely. For example, when a positive acrylic resin with a film thickness of 2 μm is decolorized, in the case in which a nonmagnification projection aligner (more specifically, MPA manufactured by Canon Inc.) utilizing multi-wavelength light consisting of a g ray (436 nm), an h ray (405 nm), and an i ray (365 nm) which are spectrum light of an ultrahigh pressure mercury vapor lamp is used, the light is irradiated for approximately 60 sec. The positive acrylic resin is completely decolorized by this exposure.
In addition, although baking is performed at the temperature of 220° C. after development in this embodiment, baking may be performed at a high temperature of 220° C. after performing baking at a low temperature of 100° C. as pre-baling after development.
Then, as shown in
Note that in a silicon oxide nitride film or an aluminum oxide nitride film, a ratio of atomic % of oxygen and nitrogen thereof relates to a barrier property of the same. The higher the ratio of nitrogen to oxygen, the higher the barrier property. In addition, more specifically, a ratio of nitrogen is desirably higher than a ratio of oxygen.
In addition, a film formed using the RF sputtering method is high in denseness and excellent in the barrier property. As conditions of the RF sputtering, for example, in the case in which a silicon oxide nitride film is formed, with an Si target, gases of N2, Ar, and N2O are flown such that a flow ratio thereof becomes 31:5:4, and the film is formed with a pressure of 0.4 Pa and an electric power of 3000 W. In addition, for example, in the case in which a silicon nitride film is formed, with an Si target, gases of N2 and Ar are flown such that a flow ratio in a chamber of becomes 20:20, and the film is formed with a pressure of 0.8 Pa, an electric power of 3000 W, and a film formation temperature of 215° C.
A first interlayer insulating film is formed of this organic resin film 5061, the first inorganic insulating film 5060, and the second inorganic insulating film 5062.
Next, as shown in
By the opening of this contact hole, a part of the first impurity regions 5017 and 5019 and the fourth impurity regions 5052 and 5057 are exposed. Conditions of this dry etching are appropriately set according to materials of the gate insulating film 5007, the first inorganic insulating film 5060, and the second inorganic insulating film 5062. In this embodiment, since silicon oxide is used for the gate insulating film 5007, silicon oxide nitride is used for the first inorganic insulating film 5060, and silicon nitride is used for the second inorganic insulating film 5062, first, the second inorganic insulating film 5062 consisting of silicon nitride and the first inorganic insulating film 5060 consisting of silicon oxide nitride are etched using CF4, O2, and He as etching gases. Thereafter, the gate insulating film 5007 consisting of silicon oxide is etched using CHF3.
Note that, at the time of this dry etching, since the first inorganic insulating film 5060 and the second inorganic insulating film 5062 on the first electrode for capacitor 5029 are used as a dielectric body of a storage capacitor, the films are protected by a resist mask or the like so as not to be etched.
In addition, it is essential to prevent the organic resin film 5061 from being exposed in the contact hole at the time of etching.
Next, a conductive film is formed on the second inorganic insulating film 5062 so as to cover the contact hole and patterned, whereby wirings 5064 to 5067 connected to the first impurity regions 5017 and 5019 and the fourth impurity regions 5052 and 5057, a wiring for leading 5068 to be electrically connected to an external terminal, and a second electrode for capacitor 5069 are formed. Note that a storage capacitor 5070 is formed in a part where the second electrode for capacitor 5069 and the first electrode for capacitor 5029 overlap each other with the first inorganic insulating film 5060 and the second inorganic insulating film 5062 between them in the opening part of the organic resin film 5061.
Note that, in this embodiment, the wirings 5064 to 5067, the wiring for leasing 5068, and the second electrode for capacitor 5069 are formed of the conductive film with the three layer structure in which a Ti film with a thickness of 100 nm, an Al film with a thickness of 300 nm, and a Ti film with a thickness of 150 nm are continuously formed by the sputtering method on the second inorganic insulating film 5062. However, the present invention is not limited to this structure. These may be formed of a conductive film with a single layer or may be formed of a conductive film with plural layers other than three layers. In addition, a material is not limited to this.
For example, these may be formed using a conductive film in which an Al film containing Ti is laminated after forming the Ti film or may be formed using a conductive film in which an Al film containing W is laminated after forming the Ti film.
Next, a pixel electrode 5072 being in contact with the wiring 5067 is formed by forming a transparent conductive film, for example, an ITO film with a thickness of 110 nm and patterning the same. The pixel electrode 5072 is arranged so as to be in contact with and overlap the wiring 5067, whereby contact between them is realized. In addition, a transparent conductive film containing indium oxide mixed with 2 to 20% of zinc oxide (ZnO) may be used. This pixel electrode 5072 becomes an anode of the light emitting element (
Next, a photosensitive organic resin of a negative type or a positive type is formed and a part desired to be opened is exposed to light, whereby a second interlayer insulating film 5073 having an opening part is formed. Note that, a part of the pixel electrode 5072 and a part of the wiring for leading 5068 are exposed by this process.
Since roundness can be given to a section of the opening part by using the photosensitive organic resin, coverage of an electroluminescence layer an a cathode which are formed later can be made satisfactory, and a defect called shrink in which a light emitting area decreases can be reduced.
Then, a third interlayer insulating film 5074 consisting of silicon nitride is formed on the second interlayer insulating film 5073 using the RF sputtering method so as to cover the exposed parts of the pixel electrode 5072 and the wiring for leading 5068. Note that the third interlayer insulating film 5074 is not limited to silicon nitride, and any inorganic insulating film containing nitrogen may be used as long as penetration of moisture to and from the second interlayer insulating film 5073 can be suppressed. For example, silicon nitride, aluminum nitride, or aluminum nitride oxide can be used.
Then, by patterning the third interlayer insulating film 5074, a part of the pixel electrode 5072 and a part of the wiring for leading 5068 are exposed in the opening part of the second interlayer insulating film 5073.
At the time of this etching, it is essential to make an arrangement such that the second interlayer insulating film 5073 is not exposed in the contact hole.
Next, the electroluminescence layer 5075 is formed by the evaporation method and a cathode (MgAg electrode) 5076 is further formed by the evaporation method. At this point, it is desirable to apply heat treatment to the pixel electrode 5072 prior to forming the electroluminescence layer 5075 and the cathode 5076 and completely remove moisture. Note that, although the MgAg electrode is used as a cathode of the OLED in this embodiment, other publicly known materials may be used as long as it forms a conductive film with a small work function. For example, Ca, Al, CaF, MgAg, or AlLi may be used.
Note that AlLi is used as a cathode, Li in AlLi can be prevented from entering the substrate side of the third interlayer insulating film 5074 by the third interlayer insulating film 5074 containing nitrogen.
Here, data indicating a blocking effect of a silicon nitride film, which is formed by the sputtering method with high frequency discharge, against lithium is shown in
Note that a publicly known material can be used s the electroluminescence layer 5075. Although a two layer structure consisting of a hole transporting layer and an emitting layer is provided as an electroluminescence layer in this embodiment, any one of a hole injection layer, an electron injection layer, and an electron transporting layer may be provided. In this way, various examples have been reported concerning a combination, and any structure of the examples may be used.
For example, SAlq, CAlq, and the like may be used as the electron transporting layer or the hole blocking layer.
Note that it is sufficient that a film thickness of the electroluminescence layer 5075 is 10 to 400 nm (typically 60 to 150 nm) and a thickness of the cathode 5076 is 80 to 200 nm (typically, 100 to 150 nm).
In this way, a light emitting device with a structure as shown in
In addition, a part of the cathode 5076 is connected to the wiring for leading 5068. The wiring for leading 5068 is electrically connected to a terminal to be connected to the FPC. A sectional structure of the part to be connected to the FPC (FPC connection part) 5083 is shown in
An electrode for FPC 5085 formed from the same conductive layer as the gate electrode is formed on the gate insulating film 5007. Then, the electrode for FPC 5085 is connected to the wiring for leading 5068 via a contact hole 5086 formed in the first inorganic insulating film 5060 and the second inorganic insulating film 5062 in the opening part of the organic resin film 5061.
Then, on the electrode for FPC 5085, an opening part of the organic resin film 5061 is provided and the first inorganic insulating film 5060 and the second inorganic insulating film 5062 are etched to be removed, whereby the electrode for FPC 5085 is exposed. Thereafter, a terminal for FPC 5084 formed from the same transparent conductive film as the pixel electrode 5072 is formed on the electrode for FPC 5085.
A terminal of the FPC is connected to the terminal for FPC 5084 via a conductive resin having anisotropy.
Reference numeral 5087 denotes a cover material, which is high in air tightness and is sealed by a sealing material 5088 emitting less gas. Note that, as shown in FIG. 12B, in order to increase adhesion of the cover material 5087 and the element substrate on which the light emitting element is formed, unevenness may be provided by forming plural opening parts in the second interlayer insulating film 5073 in a part on which the sealing material 5088 is applied.
Note that the structure and the specific producing method of the TFT described in this embodiment are only an example, and the present invention is not limited to this structure.
In this embodiment, a structure of a light emitting device having a sectional structure different from that of the light emitting device shown in the first embodiment will be described.
In a light emitting device shown in
In this way, by forming the pixel electrode 7501 before forming the wiring 7506, a process of polishing a surface of the pixel electrode before forming the wiring 7506 can be provided.
In a light emitting device shown in
Then, a second interlayer insulating film 7517 is formed covering the wiring 7516 and the second inorganic insulating film 7510. The second interlayer insulating film 7517 may be a positive photosensitive organic resin film or a negative photosensitive organic resin film. In
Then, an opening part is formed in the second interlayer insulating film 7517 by exposing it to light to expose a part of the wiring 7516. Thereafter, a third interlayer insulating film 7518 is formed on the second interlayer insulating film 7517 covering the opening part, and a part of the third interlayer insulating film 7518 is removed in the opening part to expose a part of the wiring 7516. At this point, an arrangement is made such that the second interlayer insulating film 7517 is not exposed in the opening part.
Then, a transparent conductive film is formed on the third interlayer insulating film 7518 and patterned, whereby a pixel electrode 7519 connected to the wiring 7516 is formed.
A light emitting device shown in
Since the polythiophene (PEDOT) is generally formed as a film using the spin coating method, even a part not desired to be formed as a film is formed as a film. Thus, after forming a PEDOT film 7531 on a pixel electrode 7530, a light emitting layer 7532 and a cathode 7533 are formed by evaporation using a mask for evaporation. Although a paraphenylenevinylene (PPV) is used as the light emitting layer in this embodiment, any film may be used as long as it can be formed by the evaporation method. In addition, although Ca is used as the cathode 7533, any material may be used as long as it is a material with a small work function and can be formed by the evaporation method.
Next, PEDOT is patterned by ashing using oxygen plasma with the cathode 7533 as a mask.
Next, an capacitor electrode 7534 is formed. An capacitor electrode is an electrode provided for lowering a resistance of a cathode and consists of a metal material having a resistance lower than that of the cathode. The capacitor electrode 7534 is obtained by forming a conductive film consisting of the metal material having a resistance lower than that of the cathode and, then, patterning the conductive film.
Then, a protective film 7535 electrically connecting the capacitor electrode 7534 and the cathode 7533 is formed by evaporation using a mask for evaporation. The protective film 7535 consists of a metal material, which may be the same as the material for the cathode 7533.
Note that, in
In a light emitting device shown in
The wiring 7616 is in contact with an electroluminescence layer 7617 in a part thereof and functions as a cathode.
In a light emitting device shown in
In this embodiment, electric connection between an capacitor electrode for lowering a resistance of a cathode and a terminal for FPC to be connected to a terminal of an FPC will be described.
Note that an electrode for FPC 6204 formed of the same conductive film as a gate electrode 6203 of a TFT is formed in an opening part of the second interlayer insulating film 6200. In addition, a terminal for FPC 6205 formed of the same transparent conductive film as a pixel electrode 6206 is formed on the electrode for FPC 6204.
At the point of
Next, as shown in
After laminating an electroluminescence layer 6210 and a cathode 6211 on the pixel electrode 6206, a protective film 6212 electrically connecting the terminal for FPC 6205 and the cathode 6211 is formed.
In the above-mentioned structure, when the capacitor electrode 6202 is formed by etching, since the pixel electrode is covered by the third interlayer insulating film 6201, the surface of the pixel electrode 6206 can be prevented from being roughened by the etching.
In addition, an IC chip on which a CPU or a memory is formed may be implemented on an element substrate by a COG (Chip on Glass) method or the like, if necessary.
The present invention explains the configuration of the light emitting apparatus having a controller formed on the same substrate of a pixel portion and a driving circuit.
The configuration of the controller of this embodiment is shown in
In the panel link receiver 651, the digital video signal is carried out parallel-serial conversion and inputted into the semiconductor display device through the interface 650, and it is inputted into the signal conversion portion 653 as a digital video signal corresponding to each color of R, G, and B.
Moreover, based on the various signals inputted into the semiconductor display device through the interface 650, a Hsync signal, a Vsync signal, the clock signal CLK, and exchange voltage (AC Cont) are generated in the panel link receiver 651, and they are inputted into the signal conversion portion 653.
The phase locked loop 652 has the function to unite the phase of the frequency of the various signals inputted into a semiconductor display device, and the frequency of the signal conversion portion 653 of operation. Although the operation frequency of the signal conversion portion 653 is not necessarily the same as the frequency of the various signals inputted into a semiconductor display device, the operation frequency of the signal conversion portion 653 is adjusted in the phase locked loop 652 so that it may synchronize mutually.
The program which controls operation of the signal conversion portion 653 is memorized in ROM 657, and the signal conversion portion 653 operates according to this program.
The digital video signal inputted into the signal conversion portion 653 is once written in SDRAMs 654 and 655, and is held. In the signal conversion portion 653, among the digital video signals of all the bits currently held at SDRAM 654, every 1 bit of digital video signals corresponding to all pixels is read, and they are inputted into a signal line driver circuit.
Moreover, in the signal conversion portion 653, the information about the length of the luminescence period of OLED corresponding to each bit is inputted into a scanning line driver circuit.
In addition, the voltage adjustment circuit 658 adjusts the voltage between the anode and the cathode of OLED of each pixel synchronizing with the signal inputted from the signal conversion portion 653. The power supply 659 supplies the power-supply voltage of a direct current to the voltage adjustment circuit 658, the signal line driver circuit 660, the scanning line driver circuit 661, and the pixel portion 662.
The capacitance having the configuration shown in the Embodiment Mode can be used for the circuits which can be made from capacitance, for example, PLL 652, SDRAM 654 and 655, among various kinds of circuits held by controller. Moreover, the panel link receiver 651 uses capacitance in some cases, and in that case, capacitance having the configuration shown in the Embodiment Mode can be used. Also, the voltage adjustment circuit 658 can be used if it is a capacity divisional type.
This embodiment may also be implemented by being freely combined with Embodiments 1 to 3.
In this embodiment, a structure of a liquid crystal display device, which is one of the semiconductor display devices of the present invention, will be described.
A sectional view of the liquid crystal display device of this embodiment is shown in
On the other hand, a first electrode for capacitor 9007 formed on the gate insulating film 9003 can be formed from the same conductive film as the gate electrode 9004.
Further, a first inorganic insulating film 9008 is formed so as to cover the TFT 9001 and the first electrode for capacitor 9007. The first inorganic insulating film 9008 is an insulating film containing nitrogen and has a characteristic that it is less likely to penetrate moisture than an organic resin film to be formed later.
Then, after applying a photosensitive organic resin on the first inorganic insulating film 9008, the photosensitive organic resin is baked and a part desired to be opened is exposed to light and developed, whereby an organic resin film 9009 having the opening part is formed. At this point, a part of the first inorganic resin film 9008 is exposed in the opening part.
Then, a second inorganic insulating film 9010 is formed covering the organic resin film 9009 and the part of the first inorganic insulating film 9008 exposed in the opening part. The second inorganic insulating film 9010, like the first inorganic insulating film 9008, is an insulating film containing nitrogen and has a characteristic that it is less likely to penetrate moisture than an organic resin film to be formed later.
Then, in the opening part of the organic resin film 9009, the gate insulating film 9003, the first inorganic insulating film 9008, and the second inorganic insulating film 9010 are subjected to dry etching such that a part of the semiconductor film 9002 is exposed, and a contact hole is formed. The semiconductor film 9002 has an effect as an etching stopper.
At this point, the first inorganic insulating film 9008 and the second inorganic insulating film 9010 existing on the first electrode for capacitor 9007 are covered by a resist mask so as not to be etched.
Then, a conductive film is formed on the second inorganic insulating film 9010 so as to cover the contact hole. Then, the conductive film is etched, whereby wirings 9011 connected to the semiconductor film 9002 and a second electrode for capacitor 9012 are formed. The second electrode for capacitor 9012 overlaps the first electrode for capacitor 9007 with the first inorganic insulating film 9008 and the second inorganic insulating film 9010 between them. A storage capacitor 9013 is formed of the second electrode for capacitor 9012, the first inorganic insulating film 9008, the second inorganic insulating film 9010, and the first electrode for capacitor 9007.
Then, a transparent conductive film is formed on the second inorganic insulating film 9010 so as to cover the wirings 9011 and the second electrode for capacitor 9012 and patterned, whereby a pixel electrode 9015 is formed. The pixel electrode 9015 is connected to one of the wirings 9011 and the second electrode for capacitor 9012.
Then, positive acrylic is applied on the second inorganic insulating film 9010 covering the pixel electrode 9015, the wirings 9011, and the second electrode for capacitor 9012 and baked, then partially exposed to light and developed, whereby a third interlayer insulating film 9017 having an opening part is formed. Although positive acrylic is used for the third interlayer insulating film 9017 in this embodiment, negative acrylic may be used. The pixel electrode 9015 is exposed in the opening part. The third interlayer insulating film 9017 is used as a spacer for keeping an interval among substrates constant. A thickness thereof is desirably approximately 0.7 μm to several μm, although it depends upon a type of liquid crystal.
Then, an orientation film 9018 is formed. Usually, a polyimide resin is used for an orientation film for a liquid crystal display device. After forming the orientation film, rubbing treatment is applied to the orientation film such that liquid crystal molecules are oriented with a certain constant pre-tilt angle.
A light shielding film 9021, an opposed electrode 9022, and an orientation film 9023 are formed on an opposed substrate 9020 on an opposed side. As the light shielding film 9021, a Ti film, a Cr film, an Al film, or the like are formed with a thickness of 150 to 300 nm. Then, the pixel portion, the element substrate on which the drive circuits are formed, and the opposed substrate are stuck together by a seal material 9024. A filler (not shown) is mixed in the seal material 9024, and two substrates are stuck together with a uniform interval by this filler and the third interlayer insulating film 9017. Thereafter, liquid crystal 9025 is injected between both the substrates. A publicly known liquid crystal material only has to be used as a liquid crystal material. For example, other than TN liquid crystal, no-threshold anti-ferroelectric mixed liquid crystal showing electro-optical response property, with which a transmissivity continuously changes with respect to an electric field, can also be used. Some no-threshold anti-ferroelectric mixed liquid crystal shows a V-shaped electro-optical response property. In this way, an active matrix liquid crystal display device shown in
The liquid crystal display device described in this embodiment is only an example of the liquid crystal device of the present invention, and the present invention is not limited to the structure shown in
Note that it is possible to combine this embodiment with the first to fourth embodiments freely.
In this embodiment, a structure of a drive circuit of a liquid crystal display device, which is one of the semiconductor display devices of the present invention, will be described.
The signal line drive circuit 501 has a shift register circuit 501-1, a latch circuit A 501-2, a latch circuit B 501-3, and a D/A conversion circuit (DAC) 501-5. Besides, the signal line drive circuit 501 has a buffer circuit and a level shift circuit (both of which are not shown). In addition, for convenience of description, a level shift circuit is included in the DAC 501-5.
In addition, reference numeral 503 denotes the scanning line drive circuit, which may have a shift register circuit, a buffer circuit, and a level shifter circuit.
The pixel portion 504 has plural pixels. A TFT serving as a switching element is arranged in each pixel. One of a source and a drain of each pixel TFT is connected to a signal line and the other is connected to a pixel electrode. In addition, the gate is electrically connected to the scanning line. Each pixel TFT controls supply of a video signal to the pixel electrode electrically connected to each pixel TFT. The video signal is supplied to each pixel electrode, a voltage is applied to liquid crystal sandwiched between each pixel electrode and an opposed electrode to drive the liquid crystal.
First, operations of the signal line drive circuit 501 will be described. In the shift register circuit 501-1, a timing signal for controlling timing at which a digital video signal is latched by the latch circuit A 501-2 is generated based upon an inputted clock signal and a start pulse.
In the latch circuit A 501-2, the digital video signal is latched synchronizing with the generated timing signal. When the video signal is latched in all stages of the latch circuit A 501-2, a latch signal is supplied to the latch circuit B 501-3 in accordance with operation timing of the shift register circuit 501-1. At this instance, the digital video signal latched by the latch circuit A 501-2 is transmitted to the latch circuit B 501-3 all at once and latched by latch circuits of all the stages of the latch circuit B 501-3.
In the latch circuit A 501-2 which has completed transmitting the digital video signal to the latch circuit B 501-3, the digital video signal is latched sequentially based upon a timing signal from the shift register circuit 501-1.
On the other hand, the digital video signal latched in the latch circuit B 501-3 is supplied to the D/A conversion circuit (DAC) 501-5. The DAC 501-5 converts the digital video signal into an analog video signal and supplies the analog signal to each signal line sequentially.
In the scanning line drive circuit 503, a timing signal from a shift register (not shown) is supplied to a buffer circuit (not shown) and to a corresponding scanning line. Since gate electrodes of pixel TFTs for one line are connected to the scanning line and all the pixel TFTs for one line have to be turned ON simultaneously, a buffer circuit with a large current capacity is used for the above-mentioned buffer circuit.
In this way, switching of a corresponding pixel TFT is performed by a scanning signal from the scanning line drive circuit, an analog video signal (gradation voltage) from the signal line drive circuit is supplied to the pixel TFT to drive liquid crystal molecules.
In the liquid crystal display device of this embodiment, the D/A conversion circuit 501-5 is a capacity dividing type and has a capacitor of the structure described in the embodiment mode.
As shown in
In addition, the DAC of the present invention has a capacitor C which connects a circuit portion corresponding to low order m bits and a circuit portion corresponding to high order (n-m) bits. As shown in
A power supply VH, a power supply VL, an offset power supply VB, and a power supply VA are connected to the DAC of the present invention. Analog signals of opposite phases are outputted to the output Vout in the case of VH>VL and the case of HV<VL. Note that, here, the output in the case of VH>VL is assumed to be a normal phase and the case of HV<VL is assumed to be an inversed phase.
The switches (SW0 to SWn−1) are adapted to be connected to the poser supply VL at the time when inputted digital data (D0 to Dn−1) is 0 (Lo) and connected to the power supply VH at the time when inputted data is 1 (Hi). The reset switch Res1 controls charging of electric charges from VB to the capacitors (C, 2C, . . . , 2n−m−1C) corresponding to the high order (n-m) bits. In addition, the reset switch Res2 controls charging of electric charges from VA to the capacitors (C, 2C, . . . , 2m−1C) corresponding to the low order m bits.
Note that one end of the reset switch Res2 may be connected to the power supply VL such that a voltage from the power supply VA is not performed.
Note that, although the signal line drive circuit and the scanning line drive circuit described in this embodiment are used as drive circuits of a liquid crystal display device, the drive circuits may be used as drive circuits of a light emitting device or other semiconductor display devices.
The semiconductor display device of the present invention may have a CPU on the same substrate on which a pixel portion is provided.
A storage capacitor having the structure described in the embodiment mode can be used for the cache memory 3202 and the DRAM 3204.
In addition, as one of the semiconductor circuits included in the semiconductor display device of the present invention, an IC with a specified application like an ASIC (Application Specific Integrated Circuit).
Note that the ASIC shown in
The semiconductor display apparatus formed by the present invention can be applied to various electronics. Examples of the electronics are portable information terminals (electronic books, mobile computers, cellular phones, or the like), video cameras, digital cameras, personal computers, TV receivers, cellular phones, projection display apparatuses, or the like. Specific examples of these electronics are shown in
As described above, the application range of the present invention is so wide that it is applicable to electronics of any field. This embodiment can be operated by combining with any configuration shown in Embodiments 1 to 7.
A photograph shown in
Next, a photograph shown in
Next, a photograph shown in
Next, a photograph shown in
Observing the above-mentioned sectional shapes, considerations as described blow can be made. After forming a contact hole (opening part), when a metal film to be an electrode or a wiring is formed, the sputtering method, the evaporation method, or the CVD method is used. It is known that, when material molecules constituting a thin film deposit on a surface to be formed, the material molecules move on the surface to find a stable site, and tend to gather in a part of a shape having an acute angle (shape to be a projected part) like an upper end of the contact hole. In particular, this tendency is conspicuous in the evaporation method. Thus, when a sectional shape of the opening part is the shape as shown in
In addition, in the shape with the tail part formed in the lower end of the contact hole as shown in
By covering an inorganic insulating film with an organic resin film, roughening of a surface due to dry etching can be suppressed. Thus, since it is possible to prevent unevenness from appearing on a surface of a pixel electrode or the like to be formed later or a thickness of the pixel electrode from becoming irregular, occurrence of display irregularity can be prevented.
In addition, by covering an organic resin film with an inorganic insulating film containing nitrogen that is less likely to transmit moisture compared with the organic resin film, discharge of moisture from the organic resin film can be suppressed and, conversely, the organic resin film is prevented from absorbing moisture to swell. Thus, a wiring can be prevented from corroding due to the moisture discharged from the organic resin film. Moreover, in the case of a light emitting device using a light emitting element represented by an organic light emitting diode (OLED), luminance of the light emitting element can be prevented from deteriorating due to the moisture discharged from the organic resin film.
Further, by covering an entire organic resin film with an inorganic insulating film such that the organic resin film is not exposed, the organic resin film can be prevented from absorbing moisture in an alkaline solution to be used at the time of development to swell, and treatment time of heating treatment with an object of removing the moisture after development can be controlled. Moreover, the moisture in the organic resin film can be prevented from being discharged to a film or an electrode adjacent to the organic resin film, and long-term reliability of a panel can be increased.
In addition, in the case in which a non-photosensitive organic resin is used, dry etching is generally used in order to form an opening in an interlayer insulating film. The dry etching is an etching method using an active radical or plasma of a reactive gas. Since the interlayer insulating film has a thickness approximately ten times as large as that of a gate insulating film, the dry etching with an object of opening takes time. If time during which a substrate with a TFT formed thereon is exposed to plasma is long, a threshold value of the TFT tends to fluctuate to a positive side due to a so-called charging damage in which a hole is trapped by the gate insulating film. Thus, by forming an opening with wet etching using a photosensitive organic resin as in the present invention, time during which the dry etching is used can be reduced significantly, and fluctuation of the threshold value of the TFT can be suppressed.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2002-107216 | Apr 2002 | JP | national |
| Number | Name | Date | Kind |
|---|---|---|---|
| 3597667 | Horn | Aug 1971 | A |
| 4313782 | Sokoloski | Feb 1982 | A |
| 4342617 | Fu et al. | Aug 1982 | A |
| 4347586 | Natsui | Aug 1982 | A |
| 4409724 | Tasch et al. | Oct 1983 | A |
| 4447272 | Saks | May 1984 | A |
| 4566175 | Smayling et al. | Jan 1986 | A |
| 4651406 | Shimizu et al. | Mar 1987 | A |
| 4808845 | Suzuki et al. | Feb 1989 | A |
| 4823180 | Wieder et al. | Apr 1989 | A |
| 4851370 | Doklan et al. | Jul 1989 | A |
| 4886962 | Gofuku et al. | Dec 1989 | A |
| 4951100 | Parrillo | Aug 1990 | A |
| 5055906 | Mase et al. | Oct 1991 | A |
| 5063378 | Roach | Nov 1991 | A |
| RE33829 | Castleberry | Feb 1992 | E |
| 5102813 | Kobayashi et al. | Apr 1992 | A |
| 5113511 | Nelson et al. | May 1992 | A |
| 5142344 | Yamazaki | Aug 1992 | A |
| 5169792 | Katoh et al. | Dec 1992 | A |
| 5182620 | Shimada et al. | Jan 1993 | A |
| 5191373 | Nakano | Mar 1993 | A |
| 5198685 | Kitani et al. | Mar 1993 | A |
| 5212119 | Hah et al. | May 1993 | A |
| 5247289 | Matsueda | Sep 1993 | A |
| 5292675 | Codama | Mar 1994 | A |
| 5292677 | Dennison | Mar 1994 | A |
| 5306651 | Masumo et al. | Apr 1994 | A |
| 5308998 | Yamazaki et al. | May 1994 | A |
| 5313076 | Yamazaki et al. | May 1994 | A |
| 5324974 | Liao | Jun 1994 | A |
| 5343066 | Okamoto et al. | Aug 1994 | A |
| 5359206 | Yamamoto et al. | Oct 1994 | A |
| 5365079 | Kodaira et al. | Nov 1994 | A |
| 5414278 | Kobayashi et al. | May 1995 | A |
| 5414442 | Yamazaki et al. | May 1995 | A |
| 5424752 | Yamazaki et al. | Jun 1995 | A |
| 5426315 | Pfiester | Jun 1995 | A |
| 5440163 | Ohhashi | Aug 1995 | A |
| 5444457 | Hotto | Aug 1995 | A |
| 5446562 | Sato | Aug 1995 | A |
| 5459596 | Ueda et al. | Oct 1995 | A |
| 5466617 | Shannon | Nov 1995 | A |
| 5468987 | Yamazaki et al. | Nov 1995 | A |
| 5476802 | Yamazaki et al. | Dec 1995 | A |
| 5479052 | Yuuki | Dec 1995 | A |
| 5485019 | Yamazaki et al. | Jan 1996 | A |
| 5497021 | Tada | Mar 1996 | A |
| 5498562 | Dennison et al. | Mar 1996 | A |
| 5499123 | Mikoshiba | Mar 1996 | A |
| 5504020 | Aomori et al. | Apr 1996 | A |
| 5504029 | Murata et al. | Apr 1996 | A |
| 5508209 | Zhang et al. | Apr 1996 | A |
| 5512779 | Noda | Apr 1996 | A |
| 5521107 | Yamazaki et al. | May 1996 | A |
| 5523257 | Yamazaki et al. | Jun 1996 | A |
| 5545577 | Tada | Aug 1996 | A |
| 5563427 | Yudasaka et al. | Oct 1996 | A |
| 5576231 | Konuma et al. | Nov 1996 | A |
| 5576655 | Fujihira et al. | Nov 1996 | A |
| 5580381 | Yamagata | Dec 1996 | A |
| 5583369 | Yamazaki et al. | Dec 1996 | A |
| 5585949 | Yamazaki et al. | Dec 1996 | A |
| 5585951 | Noda et al. | Dec 1996 | A |
| 5612254 | Mu et al. | Mar 1997 | A |
| 5619045 | Konuma et al. | Apr 1997 | A |
| 5620905 | Konuma et al. | Apr 1997 | A |
| 5623157 | Miyazaki et al. | Apr 1997 | A |
| 5627084 | Yamazaki et al. | May 1997 | A |
| 5635423 | Huang et al. | Jun 1997 | A |
| 5650338 | Yamazaki et al. | Jul 1997 | A |
| 5663077 | Adachi et al. | Sep 1997 | A |
| 5672900 | Konuma et al. | Sep 1997 | A |
| 5674771 | Machida et al. | Oct 1997 | A |
| 5680147 | Yamazaki et al. | Oct 1997 | A |
| 5696386 | Yamazaki | Dec 1997 | A |
| 5706064 | Fukunaga et al. | Jan 1998 | A |
| 5712495 | Suzawa | Jan 1998 | A |
| 5719065 | Takemura et al. | Feb 1998 | A |
| 5721601 | Yamaji et al. | Feb 1998 | A |
| 5729035 | Anma | Mar 1998 | A |
| 5733797 | Yamaha | Mar 1998 | A |
| 5737049 | Shin et al. | Apr 1998 | A |
| 5747355 | Konuma et al. | May 1998 | A |
| 5771110 | Hirano et al. | Jun 1998 | A |
| 5781254 | Kim et al. | Jul 1998 | A |
| 5784073 | Yamazaki et al. | Jul 1998 | A |
| 5786241 | Shimada | Jul 1998 | A |
| 5789762 | Koyama et al. | Aug 1998 | A |
| 5804878 | Miyazaki et al. | Sep 1998 | A |
| 5805252 | Shimada et al. | Sep 1998 | A |
| 5808315 | Murakami et al. | Sep 1998 | A |
| 5814529 | Zhang | Sep 1998 | A |
| 5815226 | Yamazaki et al. | Sep 1998 | A |
| 5818550 | Kadota et al. | Oct 1998 | A |
| 5831284 | Park et al. | Nov 1998 | A |
| 5847410 | Nakajima | Dec 1998 | A |
| 5849611 | Yamazaki et al. | Dec 1998 | A |
| 5879969 | Yamazaki et al. | Mar 1999 | A |
| 5880038 | Yamazaki et al. | Mar 1999 | A |
| 5893623 | Muramatsu | Apr 1999 | A |
| 5895937 | Su et al. | Apr 1999 | A |
| 5913112 | Yamazaki et al. | Jun 1999 | A |
| 5917225 | Yamazaki et al. | Jun 1999 | A |
| 5939731 | Yamazaki et al. | Aug 1999 | A |
| 5940732 | Zhang | Aug 1999 | A |
| 5945711 | Takemura et al. | Aug 1999 | A |
| 5946561 | Yamazaki et al. | Aug 1999 | A |
| 5956105 | Yamazaki et al. | Sep 1999 | A |
| 5962870 | Yamazaki et al. | Oct 1999 | A |
| 5962872 | Zhang et al. | Oct 1999 | A |
| 5982460 | Zhang et al. | Nov 1999 | A |
| 5990542 | Yamazaki | Nov 1999 | A |
| 6013928 | Yamazaki et al. | Jan 2000 | A |
| 6031290 | Miyazaki et al. | Feb 2000 | A |
| 6037712 | Codama et al. | Mar 2000 | A |
| 6057904 | Kim et al. | May 2000 | A |
| 6069443 | Jones et al. | May 2000 | A |
| 6078316 | Page et al. | Jun 2000 | A |
| 6115090 | Yamazaki | Sep 2000 | A |
| 6124904 | Sato | Sep 2000 | A |
| 6136624 | Kemmochi et al. | Oct 2000 | A |
| 6141066 | Matsushima | Oct 2000 | A |
| 6147375 | Yamazaki et al. | Nov 2000 | A |
| 6150692 | Iwanaga et al. | Nov 2000 | A |
| 6166414 | Miyazaki et al. | Dec 2000 | A |
| 6215154 | Ishida et al. | Apr 2001 | B1 |
| 6236106 | Sato | May 2001 | B1 |
| 6252297 | Kemmochi et al. | Jun 2001 | B1 |
| 6271066 | Yamazaki et al. | Aug 2001 | B1 |
| 6271543 | Ohtani et al. | Aug 2001 | B1 |
| 6274516 | Kamei et al. | Aug 2001 | B1 |
| 6274887 | Yamazaki et al. | Aug 2001 | B1 |
| 6294799 | Yamazaki et al. | Sep 2001 | B1 |
| 6303493 | Lee | Oct 2001 | B1 |
| 6306559 | Tanamura et al. | Oct 2001 | B1 |
| 6306694 | Yamazaki et al. | Oct 2001 | B1 |
| 6320224 | Zhang | Nov 2001 | B1 |
| 6335555 | Takemura et al. | Jan 2002 | B1 |
| 6346718 | Yamanaka et al. | Feb 2002 | B1 |
| 6356318 | Kawahata | Mar 2002 | B1 |
| 6372558 | Yamanaka et al. | Apr 2002 | B1 |
| 6429053 | Yamazaki et al. | Aug 2002 | B1 |
| 6448612 | Miyazaki et al. | Sep 2002 | B1 |
| 6451636 | Segawa et al. | Sep 2002 | B1 |
| 6475836 | Suzawa et al. | Nov 2002 | B1 |
| 6476447 | Yamazaki et al. | Nov 2002 | B1 |
| 6492659 | Yamazaki et al. | Dec 2002 | B1 |
| 6495920 | Lee | Dec 2002 | B2 |
| 6514855 | Suzuki et al. | Feb 2003 | B1 |
| 6515300 | Boer et al. | Feb 2003 | B2 |
| 6521913 | Murade | Feb 2003 | B1 |
| 6538301 | Yamada et al. | Mar 2003 | B1 |
| 6556257 | Ino | Apr 2003 | B2 |
| 6562672 | Yamazaki et al. | May 2003 | B2 |
| 6566711 | Yamazaki et al. | May 2003 | B1 |
| 6576926 | Yamazaki et al. | Jun 2003 | B1 |
| 6580475 | Yamazaki et al. | Jun 2003 | B2 |
| 6593990 | Yamazaki | Jul 2003 | B1 |
| 6599818 | Dairiki | Jul 2003 | B2 |
| 6605826 | Yamazaki et al. | Aug 2003 | B2 |
| 6608353 | Miyazaki et al. | Aug 2003 | B2 |
| 6614076 | Kawasaki et al. | Sep 2003 | B2 |
| 6617611 | Hasegawa et al. | Sep 2003 | B2 |
| 6624450 | Yamazaki et al. | Sep 2003 | B1 |
| 6657230 | Murade | Dec 2003 | B1 |
| 6657260 | Yamazaki et al. | Dec 2003 | B2 |
| 6664145 | Yamazaki et al. | Dec 2003 | B1 |
| 6664732 | Yamazaki et al. | Dec 2003 | B2 |
| 6677621 | Yamazaki et al. | Jan 2004 | B2 |
| 6680577 | Inukai et al. | Jan 2004 | B1 |
| 6689492 | Yamazaki et al. | Feb 2004 | B1 |
| 6690031 | Ohtani et al. | Feb 2004 | B1 |
| 6690033 | Yamazaki et al. | Feb 2004 | B2 |
| 6730948 | Umeda et al. | May 2004 | B2 |
| 6739931 | Yamazaki et al. | May 2004 | B2 |
| 6740599 | Yamazaki et al. | May 2004 | B2 |
| 6768259 | Hirano | Jul 2004 | B2 |
| 6774578 | Tanada | Aug 2004 | B2 |
| 6777710 | Koyama | Aug 2004 | B1 |
| 6778232 | Nakata et al. | Aug 2004 | B2 |
| 6784037 | Yamazaki et al. | Aug 2004 | B2 |
| 6784949 | Nagata et al. | Aug 2004 | B1 |
| 6791129 | Inukai | Sep 2004 | B2 |
| 6791521 | Isami et al. | Sep 2004 | B2 |
| 6822264 | Yamazaki et al. | Nov 2004 | B2 |
| 6822629 | Yamazaki et al. | Nov 2004 | B2 |
| 6828950 | Koyama | Dec 2004 | B2 |
| 6833560 | Konuma et al. | Dec 2004 | B2 |
| 6842660 | Tripathi et al. | Jan 2005 | B2 |
| 6855954 | Zhang | Feb 2005 | B1 |
| 6875999 | Koyama et al. | Apr 2005 | B2 |
| 6900462 | Suzawa et al. | May 2005 | B2 |
| 6903377 | Yamazaki et al. | Jun 2005 | B2 |
| 6905903 | Hasegawa et al. | Jun 2005 | B2 |
| 6909114 | Yamazaki | Jun 2005 | B1 |
| 6911688 | Yamazaki | Jun 2005 | B2 |
| 6936846 | Koyama et al. | Aug 2005 | B2 |
| 6940180 | Uchiyama | Sep 2005 | B1 |
| 6943369 | Hayashi | Sep 2005 | B2 |
| 6958489 | Kimura | Oct 2005 | B2 |
| 6967129 | Yamazaki et al. | Nov 2005 | B2 |
| 6972263 | Yamazaki et al. | Dec 2005 | B2 |
| 6972435 | Ohtani | Dec 2005 | B2 |
| 6977394 | Yamazaki et al. | Dec 2005 | B2 |
| 7038239 | Murakami et al. | May 2006 | B2 |
| 7084517 | Uchiyama | Aug 2006 | B2 |
| 7129523 | Yamazaki et al. | Oct 2006 | B2 |
| 7132693 | Konuma et al. | Nov 2006 | B2 |
| 7141821 | Yamazaki et al. | Nov 2006 | B1 |
| 7142781 | Koyama et al. | Nov 2006 | B2 |
| 7148510 | Yamazaki et al. | Dec 2006 | B2 |
| 7242021 | Yamazaki et al. | Jul 2007 | B2 |
| 7301209 | Takemura et al. | Nov 2007 | B2 |
| 7365393 | Yamazaki et al. | Apr 2008 | B2 |
| 7375376 | Yamazaki et al. | May 2008 | B2 |
| 7442991 | Yamazaki et al. | Oct 2008 | B2 |
| 7629617 | Yamazaki et al. | Dec 2009 | B2 |
| 7671369 | Yamazaki | Mar 2010 | B2 |
| 8217396 | Yamazaki et al. | Jul 2012 | B2 |
| 8350466 | Murakami et al. | Jan 2013 | B2 |
| 8823009 | Yamazaki et al. | Sep 2014 | B2 |
| 8829527 | Yamazaki et al. | Sep 2014 | B2 |
| 20010005606 | Tanaka et al. | Jun 2001 | A1 |
| 20010009283 | Arao et al. | Jul 2001 | A1 |
| 20010030322 | Yamazaki et al. | Oct 2001 | A1 |
| 20010036462 | Fong et al. | Nov 2001 | A1 |
| 20010051416 | Yamazaki et al. | Dec 2001 | A1 |
| 20010053559 | Nagao et al. | Dec 2001 | A1 |
| 20010055841 | Yamazaki et al. | Dec 2001 | A1 |
| 20020036462 | Hirano | Mar 2002 | A1 |
| 20020051382 | Matsubara et al. | May 2002 | A1 |
| 20020052124 | Raaijmakers et al. | May 2002 | A1 |
| 20020055206 | Zhang | May 2002 | A1 |
| 20020145116 | Choo et al. | Oct 2002 | A1 |
| 20020155706 | Mitsuki et al. | Oct 2002 | A1 |
| 20020163043 | Zhang et al. | Nov 2002 | A1 |
| 20020177326 | Klee et al. | Nov 2002 | A1 |
| 20020179969 | Miyazaki et al. | Dec 2002 | A1 |
| 20030057419 | Murakami et al. | Mar 2003 | A1 |
| 20030089991 | Yamazaki et al. | May 2003 | A1 |
| 20030090447 | Kimura | May 2003 | A1 |
| 20030094615 | Yamazaki et al. | May 2003 | A1 |
| 20030129790 | Yamazaki et al. | Jul 2003 | A1 |
| 20030165781 | Takeda | Sep 2003 | A1 |
| 20030173570 | Yamazaki et al. | Sep 2003 | A1 |
| 20030189207 | Murakami et al. | Oct 2003 | A1 |
| 20030189210 | Yamazaki et al. | Oct 2003 | A1 |
| 20030193054 | Hayakawa et al. | Oct 2003 | A1 |
| 20030197178 | Yamazaki et al. | Oct 2003 | A1 |
| 20030206332 | Yamazaki et al. | Nov 2003 | A1 |
| 20030210358 | Zhang et al. | Nov 2003 | A1 |
| 20030230764 | Yamazaki et al. | Dec 2003 | A1 |
| 20040023445 | Miyazaki et al. | Feb 2004 | A1 |
| 20040051102 | Miyazaki et al. | Mar 2004 | A1 |
| 20040072380 | Yamazaki et al. | Apr 2004 | A1 |
| 20040075094 | Yamazaki et al. | Apr 2004 | A1 |
| 20040080263 | Yamazaki et al. | Apr 2004 | A1 |
| 20040115934 | Broz et al. | Jun 2004 | A1 |
| 20040135181 | Yamazaki et al. | Jul 2004 | A1 |
| 20050056948 | Uchiyama | Mar 2005 | A1 |
| 20050087741 | Yamazaki | Apr 2005 | A1 |
| 20050132549 | Shih et al. | Jun 2005 | A1 |
| 20050205868 | Yamazaki et al. | Sep 2005 | A1 |
| 20050224820 | Yamazaki et al. | Oct 2005 | A1 |
| 20050233507 | Yamazaki et al. | Oct 2005 | A1 |
| 20050276912 | Yamamoto et al. | Dec 2005 | A1 |
| 20050282305 | Murakami et al. | Dec 2005 | A1 |
| 20050287722 | Zhang | Dec 2005 | A1 |
| 20060060861 | Yamazaki et al. | Mar 2006 | A1 |
| 20070001236 | Yamazaki et al. | Jan 2007 | A1 |
| 20070096106 | Yamazaki et al. | May 2007 | A1 |
| 20070096224 | Takemura et al. | May 2007 | A1 |
| 20080061299 | Takemura et al. | Mar 2008 | A1 |
| 20080230871 | Yamazaki et al. | Sep 2008 | A1 |
| 20080246039 | Zhang | Oct 2008 | A1 |
| 20090014724 | Yamazaki et al. | Jan 2009 | A1 |
| 20090072235 | Zhang et al. | Mar 2009 | A1 |
| 20120235155 | Yamazaki et al. | Sep 2012 | A1 |
| 20130134401 | Murakami et al. | May 2013 | A1 |
| 20140332819 | Yamazaki et al. | Nov 2014 | A1 |
| Number | Date | Country |
|---|---|---|
| 0556484 | Aug 1993 | EP |
| 0603866 | Jun 1994 | EP |
| 0680082 | Nov 1995 | EP |
| 0878840 | Nov 1998 | EP |
| 1031873 | Aug 2000 | EP |
| 1122773 | Aug 2001 | EP |
| 1128430 | Aug 2001 | EP |
| 1128439 | Aug 2001 | EP |
| 1148553 | Oct 2001 | EP |
| 1566837 | Aug 2005 | EP |
| 55-041703 | Mar 1980 | JP |
| 56-081973 | Jul 1981 | JP |
| 56-111258 | Sep 1981 | JP |
| 57-058363 | Apr 1982 | JP |
| 57-104218 | Jun 1982 | JP |
| 58-037967 | Mar 1983 | JP |
| 58-197761 | Nov 1983 | JP |
| 60-136259 | Jul 1985 | JP |
| 60-202931 | Oct 1985 | JP |
| 61-059473 | Mar 1986 | JP |
| 61-220341 | Sep 1986 | JP |
| 62-064562 | Apr 1987 | JP |
| 62-274729 | Nov 1987 | JP |
| 63-314862 | Dec 1988 | JP |
| 64-054762 | Mar 1989 | JP |
| 01-156725 | Jun 1989 | JP |
| 02-025024 | Jan 1990 | JP |
| 02-039541 | Feb 1990 | JP |
| 02-044769 | Feb 1990 | JP |
| 02-100024 | Apr 1990 | JP |
| 02-159730 | Jun 1990 | JP |
| 02-214152 | Aug 1990 | JP |
| 02-234134 | Sep 1990 | JP |
| 03-020046 | Jan 1991 | JP |
| 03-095938 | Apr 1991 | JP |
| 03-095939 | Apr 1991 | JP |
| 03-126921 | May 1991 | JP |
| 03-280018 | Dec 1991 | JP |
| 03-280420 | Dec 1991 | JP |
| 04-139828 | May 1992 | JP |
| 04-142740 | May 1992 | JP |
| 04-155834 | May 1992 | JP |
| 04-180219 | Jun 1992 | JP |
| 04-196328 | Jul 1992 | JP |
| 04-239731 | Aug 1992 | JP |
| 04-299566 | Oct 1992 | JP |
| 04-356129 | Dec 1992 | JP |
| 05-055581 | Mar 1993 | JP |
| 05-055582 | Mar 1993 | JP |
| 05-082442 | Apr 1993 | JP |
| 05-114724 | May 1993 | JP |
| 05-226364 | Sep 1993 | JP |
| 05-232515 | Sep 1993 | JP |
| 05-249478 | Sep 1993 | JP |
| 05-259458 | Oct 1993 | JP |
| 05-275373 | Oct 1993 | JP |
| 05-299581 | Nov 1993 | JP |
| 06-067210 | Mar 1994 | JP |
| 06-130414 | May 1994 | JP |
| 06-169086 | Jun 1994 | JP |
| 06-232160 | Aug 1994 | JP |
| 06-242433 | Sep 1994 | JP |
| 06-267210 | Sep 1994 | JP |
| 06-267982 | Sep 1994 | JP |
| 06-291314 | Oct 1994 | JP |
| 06-308531 | Nov 1994 | JP |
| 06-337436 | Dec 1994 | JP |
| 06-338612 | Dec 1994 | JP |
| 07-056190 | Mar 1995 | JP |
| 07-273191 | Oct 1995 | JP |
| 07-335756 | Dec 1995 | JP |
| 08-152651 | Jun 1996 | JP |
| 08-181214 | Jul 1996 | JP |
| 08-203876 | Aug 1996 | JP |
| 10-039334 | Feb 1998 | JP |
| 10-048668 | Feb 1998 | JP |
| 10-056182 | Feb 1998 | JP |
| 10-068972 | Mar 1998 | JP |
| 10-307305 | Nov 1998 | JP |
| 11-103069 | Apr 1999 | JP |
| 11-183929 | Jul 1999 | JP |
| 11-345981 | Dec 1999 | JP |
| 2000-312007 | Nov 2000 | JP |
| 2001-189462 | Jul 2001 | JP |
| 2001-223267 | Aug 2001 | JP |
| 2001-313397 | Nov 2001 | JP |
| 2001-318622 | Nov 2001 | JP |
| 2001-318628 | Nov 2001 | JP |
| 2001-356711 | Dec 2001 | JP |
| 2002-006777 | Jan 2002 | JP |
| 2002-026331 | Jan 2002 | JP |
| 2003-017273 | Jan 2003 | JP |
| 1992-0010788 | Jun 1992 | KR |
| 10-0198634 | Jun 1999 | KR |
| 10-0254567 | May 2000 | KR |
| 10-0289490 | Nov 2001 | KR |
| WO-1992014268 | Aug 1992 | WO |
| WO-2003038533 | May 2003 | WO |
| Entry |
|---|
| Okuyama.K et al., “Water-Related Threshold Voltage Instabilitiy of Polysilicon TFTs”, IEDM 93: Technical Digest of International Electron Devices Meeting, Dec. 5, 1993, pp. 527-530. |
| Bonnel.M et al., “Si Poly TFT's With Low Off-Current for Flat Panel Displays”, Eurodisplay '93 : The 13th International Display Research Conference, 1993, pp. 199-202. |
| Shimoyama.N et al., “30P-ZM-3 Increased Hot-Carrier Degradation Due to Water in TEOS/O3-Oxide”, Extended Abstracts (The 39th Spring Meeting, 1992); The Japan Society of Applied Physics and Related Societies, Mar. 28, 1992, No. 2, p. 723. |
| U.S. Office Action (U.S. Appl. No. 10/407,184) dated Dec. 2, 2004. |
| Pending Claims (U.S. Appl. No. 12/533,669) dated Jul. 31, 2009. |
| Shimoyama.N et al., “30P-ZM-4 Increased Hot-Carrier Degradation Due to Water in TEOS/O3-Oxide(2)-Water Blocking Effect of an ECR-SIO2 Film Under TEOS/O3-Oxide and Improvement of Hot-Carrier Tolerance”, Extended Abstracts (The 39th Spring Meeting, 1992); The Japan Society of Applied Physics and Related Societies, Mar. 28, 1992, No. 2, p. 723. |
| Number | Date | Country | |
|---|---|---|---|
| 20170256570 A1 | Sep 2017 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 14481458 | Sep 2014 | US |
| Child | 15598651 | US | |
| Parent | 13857659 | Apr 2013 | US |
| Child | 14481458 | US | |
| Parent | 13217322 | Aug 2011 | US |
| Child | 13857659 | US | |
| Parent | 12711611 | Feb 2010 | US |
| Child | 13217322 | US | |
| Parent | 10400427 | Mar 2003 | US |
| Child | 12711611 | US |
