IEEE Journal of Solid-State Circuits, "A 45-ns 16 Mbit DRAM with Triple-Well Structure", vol. 24, No. 5, Oct. 1989, pp. 1170-1175. |
IEEE Journal of Solid-State Circuits, "A New On-Chip Voltage Converter for Submicrometer High-Density DRAM's," vol. sc-22, No. 3, Jun. 1987, pp. 437-441. |
IEEE Journal of Solid-State Circuits, "Circuit Techniques for a VLSI Memory", vol. sc-18, No. 5, Oct. 1983, pp. 463-470. |
IEEE Journal of Solid-State Circuits, "Dual-Operating-Voltage Scheme for a Single 5-V 16-Mbit DRAM", vol. 23, No. 5, Oct. 1988, pp. 1128-1132. |
IEEE Journal of Solid-State Circuits "A Tunable CMOS-DRAM Voltage Limiter with Stabilized Feedback Amplifier", vol. 25, No. 5, Oct. 1990, pp. 1129-1135. |
IEEE Journal of Solid-State Circuits, "A 4-Mbit DRAM with Half-Internal-Voltage Bit-Line Precharge", vol. sc-21, No. 5, Oct. 1986, pp. 612-617. |