Number | Date | Country | Kind |
---|---|---|---|
8-295037 | Nov 1996 | JP |
Filing Document | Filing Date | Country | Kind |
---|---|---|---|
PCT/JP97/03964 | WO | 00 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO98/20564 | 5/14/1998 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
4686602 | Bucksch | Aug 1987 | A |
4763184 | Krieger et al. | Aug 1988 | A |
4870530 | Hurst et al. | Sep 1989 | A |
5548134 | Tailliet | Aug 1996 | A |
6013941 | Shimizu | Jan 2000 | A |
6064093 | Ohta | May 2000 | A |
Number | Date | Country |
---|---|---|
2-119169 | May 1990 | JP |
4-196352 | Jul 1992 | JP |
6-62529 | Mar 1994 | JP |
6 77405 | Mar 1994 | JP |
8 222643 | Aug 1996 | JP |
Entry |
---|
Wu et al., “A New On-Chip EDS Protection Circuit With Dual Parasitic SCR Structures for CMOS VLSI”, IEEE 1991 Custom Integrated Circuits Conference. |
Rountree et al., “A Process-Tolerant Input Protection Circuit for Advanced CMOS Processes”, 1988 EOS/ESD Symposium Proceedings. |