Claims
- 1. A semiconductor memory comprising:a plurality of memory cells; a first circuit block including a plurality of MOSFETs; a second circuit block including a plurality of MOSFETs; a first circuit which reduces a subthreshold leakage current of said plurality of MOSFETs of said first circuit block; and a second circuit which reduces a subthreshold leakage current of said plurality of MOSFETs of said second circuit block, wherein said first circuit includes a first terminal connected to said first circuit block, a second terminal supplied with a first voltage and a first switch coupled between said first terminal and said second terminal, wherein said second circuit includes a third terminal connected to said second circuit block, a fourth terminal supplied with said first voltage and a second switch coupled between said third terminal and said fourth terminal, wherein said first switch is controlled by a first control signal, wherein said second switch is controlled by a second control signal which is different from said first control signal, and wherein said first switch and said second switch are turned on in a stepwise manner in response to said first control signal and said second control signal, respectively.
- 2. A semiconductor memory according to claim 1,wherein said first switch includes a first MOS transistor having a source-drain path coupled between said first terminal and said second terminal and a gate receiving said first control signal, and wherein said second switch includes a second MOS transistor having a source-drain path coupled between said third terminal and-said fourth terminal and a gate receiving and second control signal.
- 3. A semiconductor memory according to claim 2,wherein said first voltage is a ground potential.
- 4. A semiconductor memory according to claim 1,wherein said first circuit block is an X system circuit of said semiconductor memory, and wherein said second circuit block is a Y system of said semiconductor memory.
- 5. A semiconductor memory according to claim 1,wherein said first circuit block is an input unit of said semiconductor memory, and wherein said second circuit block is an X system circuit of said semiconductor memory.
- 6. A semiconductor memory according to claim 1,wherein said first circuit block is an input unit of said semiconductor memory, and wherein said second circuit block is a Y system circuit of said semiconductor memory.
- 7. A semiconductor memory comprising:a plurality of memory cells; a first circuit block including a plurality of MOSFETs; a second circuit block including a plurality of MOSFETs; a first circuit which reduces a subthreshold leakage current of said plurality of MOSFETs of said first circuit block; and a second circuit which reduces a subthreshold leakage current of said plurality of MOSFETs of said second circuit block, wherein said first circuit includes a first terminal connected to said first circuit block, a second terminal supplied with a first voltage and a first switch coupled between said first terminal and said second terminal, wherein said second circuit includes a third terminal connected to said second circuit block, a fourth terminal supplied with said first voltage and a second switch coupled between said third terminal and said fourth terminal, wherein said first switch is controlled by a first control signal, and wherein said second switch is controlled by a second control signal which is different from said first control signal, further comprising a third block including a plurality of MOSFETs; and a third circuit provided in order to reduce a subthreshold leakage current of said plurality of MOSFETs of said third circuit block, wherein said third circuit includes a fifth terminal connected to said third circuit block, a sixth terminal supplied with said first voltage and a third switch coupled between said fifth terminal and said sixth terminal, wherein said third switch is controlled by a third control signal which is different from said first control signal and said second control signal, and wherein said first switch, said second switch and said third switch are turned on in a stepwise manner in response to said first control signal, said second control signal and said third control signal, respectively.
- 8. a semiconductor memory comprising:a plurality of memory cells; a first circuit block including a plurality of MOSFETs; a second circuit block including a plurality of MOSFETs; a first circuit which reduces a subthreshold leakage current of said plurality of MOSFETs of said first circuit block; and a second circuit which reduces a subthreshold leakage current of said plurality of MOSFETs of said second circuit block, wherein said first circuit includes a first terminal connected to said first circuit block, a second terminal supplied with a first voltage and a first switch coupled between said first terminal and said second terminal, wherein said second circuit includes a third terminal connected to said second circuit block, a fourth terminal supplied with said first voltage and a second switch coupled between said third terminal and said fourth terminal, wherein said first switch is controlled by a first control signal, and wherein said second switch is controlled by a second control signal which is different from said first control signal, wherein said first switch is controlled to be in an OFF state when said first circuit block is in a first state, wherein said second switch is controlled to be in an OFF state when said second circuit block is in said first state, wherein said first switch is controlled to be in an ON state when said first circuit block is in a second state, wherein said second switch is controlled to be in an ON state when said second circuit block is in said second state, and wherein said first switch and said second switch are turned on in a stepwise manner in response to said first control signal and said second control signal, respectively, when said first and second circuit blocks change from said first state to said second state.
- 9. A semiconductor memory according to claim 8,wherein said first state is a non-operating state, and wherein said second state is an operating state.
- 10. A semiconductor memory according to claim 8,wherein said first state is a standby state, and wherein said second state is an operating state.
Priority Claims (1)
Number |
Date |
Country |
Kind |
7-349718 |
Dec 1995 |
JP |
|
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is a continuation of application Ser. No. 08/985,425 filed Oct. 5, 1997; which is a continuation of application Ser. No. 08/762,883 filed Dec. 12, 1996, the entire disclosures of which are hereby incorporated by reference.
US Referenced Citations (10)
Foreign Referenced Citations (7)
Number |
Date |
Country |
5-268065 |
Oct 1993 |
JP |
5-347550 |
Dec 1993 |
JP |
6-29834 |
Feb 1994 |
JP |
6-237164 |
Aug 1994 |
JP |
6-311012 |
Nov 1994 |
JP |
7-86916 |
Mar 1995 |
JP |
8-83487 |
Mar 1996 |
JP |
Continuations (2)
|
Number |
Date |
Country |
Parent |
08/985425 |
Dec 1997 |
US |
Child |
09/302437 |
|
US |
Parent |
08/762883 |
Dec 1996 |
US |
Child |
08/985425 |
|
US |