Claims
- 1. A semiconductor integrated circuit device comprising:a plurality of logic blocks, each logic block including a plurality of flip-flops, wherein none of the plurality of logic blocks includes both a plurality of first flip-flops arranged in a first area with a first plurality of stages of clock drivers furnished on first clock lines ranging from a first root clock driver to the plurality of first flip-flops and a plurality of second flip-flops arranged in a second area with a second plurality of stages of clock drivers furnished on second clock tines ranging from a second root clock driver to the plurality of second flip-flops.
- 2. The semiconductor integrated circuit device according to claim 1,wherein the first root clock driver is connected to a plurality of second stage clock drivers of the first clock lines and each of the second stage clock drivers of the first clock lines is connected to a plurality of third stage clock drivers of the first clock lines.
- 3. The semiconductor integrated circuit device according to claim 2,wherein the plurality of logic blocks includes a first logic block, wherein, in a case where the number of the third stage dock drivers that is necessary in order to supply clock signals to the plurality of flip-flops of the first logic block is more than a reference fan out number of the second stage clock driver of the first clock lines, clock signals are supplied to the plurality of flip-flops of the first logic block via a plurality of the second stage clock drivers of the first clock lines.
- 4. The semiconductor integrated circuit device according to claim 2,wherein the plurality of logic blocks includes a second logic block, wherein, in case of where the number of the third stage clock drivers that is necessary in order to supply clock signals to the plurality of flip-flops of the second logic block is less than a reference fan out number of the second stage clock driver of the first clock line, at least one dummy cell is connected to the second stage clock driver so that the sum of the number of third stage clock drivers connected to the second stags clock driver and the number of dummy cells connected to the second stage dock driver is equal to the reference fan out number.
Priority Claims (1)
Number |
Date |
Country |
Kind |
9-359275 |
Dec 1997 |
JP |
|
Parent Case Info
This is a divisional of application Ser. No. 09/861,600, now U.S. Pat. No. 6,462,599, filed May 22, 2001; which is a continuation of Ser. No. 09/209,006, now U.S. Pat. No. 6,246,277, filed Dec. 11, 1998, the entire disclosures of which are hereby in reference.
US Referenced Citations (14)
Foreign Referenced Citations (2)
Number |
Date |
Country |
8-274260 |
Oct 1996 |
JP |
9-307069 |
Nov 1997 |
JP |
Continuations (1)
|
Number |
Date |
Country |
Parent |
09/209006 |
Dec 1998 |
US |
Child |
09/861600 |
|
US |