Kado, Y., et al. “Speed Performance of Pass Transistor Logic Gate Using CMOS/SIMOX Process”, The Institute of Electronics Information and Communication Engineergs of Japan, Spring Meeting, C-560, pp. 5-181, 1992 (Japanese).* |
Pasternak et al., “Differential Pass-Transistor Logic”, IEEE Circuits and Devices, Jul. 1993, pp. 23-28.* |
Yano et al., “A 3.8-ns CMOS 16×16-b Multiplier Using Complementary Pass-Transistor Logic”, IEEE Journal of Solid State Circuits, V.23, No. 2, Apr. 1990, pp. 388-395.* |
Suzuki et al, “TA 5.4 A1.5ns 32b CMOS ALU in Double Pass-Transistor Logic,” IEEE, Feb. 93, pp. 90-92.* |
Suzuki et al, “A 1.5-ns 32-b CMOS ALU in Double Pass-Transistor Logic,” IEEE, Nov. 93, pp. 1145-1151.* |
Ghosh et al, “NPCPL; Normal Process Complementary Pass Transistor Logic for Low Latency, High Throughput Designs,” IEEE, Jan. 1993, pp. 341-346.* |
K T Lau, “Implementation of Digital IC Functions with Pass Transistor switiching Circuits,” IEEE, May 1988, pp. 318-320. |