This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2014-051271, filed Mar. 14, 2014, the entire contents of which are incorporated herein by reference.
Embodiments described herein relate generally to a semiconductor light emitting device.
Semiconductor light emitting devices having chip-size package structures of combinations of light emitting diodes (LEDs) and fluorescent substances have been developed. These semiconductor light emitting devices may emit visible light such as white light, or light of other wavelength ranges, and thus may be used for a variety of purposes. However, there is still room for improvement on optical properties such as a brightness distribution.
Embodiments provide a semiconductor light emitting device having improved optical properties.
A light emitting device includes a first layer of a first conductivity type (e.g., n-type), a second layer of a second conductivity type (e.g., p-type), and a light emitting layer between, in a first direction, the first and second layers. A resin layer is disposed on a first surface of the first layer such that the first layer is between the resin layer and the second layer in the first direction. The first layer has an outer portion that extends beyond the second and light emitting layers in a second direction perpendicular to the first direction to an outer edge. A first electrode contacts the first layer in the outer portion on a second surface opposite the first surface; and a second electrode contacts the second layer. A first insulating material contacts the first surface in the outer portion of the first layer and has a wall surface extending in the first direction from the first surface at a position that is in the outer portion and spaced in the second direction from the outer edge.
In general, according to one embodiment, a semiconductor light emitting device includes a laminate which includes an n-type semiconductor layer, a p-type semiconductor layer, and a light emitting layer provided between the n-type semiconductor layer and the p-type semiconductor layer. The laminate has a first surface side and a second surface side which is opposite to the first surface side. Further, the semiconductor light emitting device includes an n-side wiring portion that is provided on the second surface side and is electrically connected to the n-type semiconductor layer, a p-side wiring portion that is provided on the second surface side and is electrically connected to the p-type semiconductor layer, a first insulating film that is provided so as to be in contact with outer edge portions of the first surface and has a wall surface positioned inside the outer edge portions of the first surface, and transmits light emitted by the light emitting layers, and a resin layer that is provided on the first surfaces so as to cover the wall surfaces, and transmits the light emitted by the light emitting layers.
Hereinafter, embodiments will be described with reference to the accompanying drawings. Identical or substantially similar portions in the drawings are denoted by the same reference symbols and detailed descriptions thereof may be appropriately omitted, and different portions will be described. Also, the drawings are schematic or conceptual, and the relation between the thickness and width of each portion, the size ratio of portions, and the like are not necessarily the same as those in reality. Further, identical portions may be shown with different dimensions or ratios depending on the drawings.
The semiconductor light emitting device 1 is, for example, an LED using a nitride semiconductor material. The semiconductor light emitting device 1 includes a laminate 15 which includes, for example, an n-type semiconductor layer 11, a p-type semiconductor layer 12, and a light emitting layer 13. The light emitting layer 13 is provided between the n-type semiconductor layer 11 and the p-type semiconductor layer 12.
Each laminate 15 has a first surface 15a, a second surface 15b which is the opposite side to the first surface 15a (see
The semiconductor light emitting device 1 further includes a p-side wiring portion 41 and an n-side wiring portion 43. The p-side wiring portion 41 is provided on the second surface (15b) side, and is electrically connected to the p-type semiconductor layers 12. For example, the p-side wiring portion 41 is electrically connected to p-side electrode 16 which are in contact with the p-type semiconductor layers 12, respectively. The n-side wiring portion 43 is provided on the second surface (15b) side, and is electrically connected to the n-type semiconductor layers 11. For example, the n-side wiring portion 43 is electrically connected to n-side electrodes 17 which are in contact with the n-type semiconductor layers 11, respectively.
Between the p-side wiring portion 41 and the n-side wiring portion 43, a resin layer 25 is provided. The p-side wiring portion 41, the n-side wiring portion 43, and the resin layer 25 configure a support that supports the laminate 15.
On the first surface (15a) sides of the laminate 15, a resin layer 30 is provided. The resin layer 30 is formed of a transparent resin transmitting emitted light of the light emitting layer 13, and may include, for example, a fluorescent substance 33. The fluorescent substance 33 absorbs the emitted light of the light emitting layer 13, and emits light having wavelengths different from the wavelengths of the emitted light.
Here, it should be understood that when an element is referred to as “transmitting light”, it may have a transmittance of 100% or may absorb a portion of light and transmit less than 100% of the light. Also, when an emission wavelength of the light emitting layers and the fluorescent substance is referred to this means peak wavelengths in the spectrums of light emitted from them, respectively.
The semiconductor light emitting device 1 further includes a first insulating film (hereinafter, referred to as an insulating film 35) which is provided on the first surface (15a) sides of the laminate 15. The insulating film 35 is provided so as to be in contact with outer edge portion(s) 15d of the first surface 15a and thus surrounds the first surface 15a. The insulating film 35 has wall surfaces 35w positioned inside the outer edge portions 15d of the first surfaces 15a. Also, the insulating film 35 is, for example, a silicon nitride film or a silicon oxide film, and transmits emitted light of the light emitting layer 13.
The resin layer 30 is provided so as to cover the first surfaces 15a and the wall surfaces 35w of the insulating film 35. Here, it should be understood that when an element is referred to as “covering another element”, it may be in direct contact with the other element or another element (or elements) may be interposed between.
For example, between the laminate 15 and the resin layer 30, and between the insulating film 35 and the resin layer 30, a second insulating film (hereinafter, referred to as an insulating film 37) may be provided. The insulating film 37 is, for example, a silicon oxide film, and improves adhesion between the laminate 15 and the resin layer 30.
Further, the semiconductor light emitting device 1 includes metal films 50 which are provided on the opposite side of the insulating film 35 to the wall surfaces 35w, with an insulating film 18 interposed therebetween. The insulating film 18 is, for example, a silicon oxide film, and covers the second surfaces 15b of the laminate 15, and the side surfaces 15c of the laminate 15.
As illustrated in
The second surface 15b of each laminate 15 has a portion (an emitting region 15e) which includes the light emitting layer 13, and a portion (a non-emitting region 15f) which does not include the light emitting layer 13. On the emitting region 15e, the p-side electrode 16 is formed. On the non-emitting region 15f, the n-side electrode 17 is formed.
As illustrated in
The p-side wiring layer 21, the n-side wiring layer 22, and the metal film 50 are provided on the insulating film 18 covering the laminate 15, the p-side electrode 16, and the n-side electrode 17. The p-side wiring layer 21 is electrically connected to the p-side electrode 16 through openings 18a formed in the insulating film 18.
The area of the emitting region 15e is set to be larger than the area of the non-emitting region 15f, such that light output is improved. Further, the plurality of openings 18a are formed in the insulating film 18 so as to be connected to the p-side electrode 16 such that an electric current flows uniformly in the emitting region 15e. This example does not limit the embodiment. For example, the p-side wiring layer 21 may be connected to the p-side electrode 16 through one opening having an area larger than that of the opening 18a illustrated in
The n-side wiring layer 22 is electrically connected to the n-side electrode 17 through an opening 18b formed in the insulating film 18.
For example, it is preferable that each of the p-side electrode 16, the n-side electrode 17, the p-side wiring layer 21, the n-side wiring layer 22, and the metal film 50 includes a member which is provided on its surface being in contact with the insulating film 18 and reflects emitted light of the light emitting layer 13.
In the semiconductor light emitting device 1, an electric current is supplied to the light emitting layer 13 through the p-side electrode 16 and the n-side electrode 17, whereby the light emitting layer 13 emits light. Further, the light emitted from the light emitting layer 13 is emitted from the first surface (15a) side to the outside of the laminate 15. Therefore, if the p-side electrode 16, the n-side electrode 17, the p-side wiring layer 21, the n-side wiring layer 22, and the metal film 50 provided on the second surface (15b) side serve as reflective layers, it is possible to improve the intensity of light to be emitted from the first surface (15a) side of the laminate 15.
Further, the insulating film 35 provided along the outer edges of the first surfaces 15a guides the emitted light of the light emitting layers 13 toward a light emitting surface 30a (the upper surface of the resin layer 30). Therefore, it is possible to improve brightness at an end portion of the light emitting surface 30a. That is, it is possible to uniformize (make more uniform) the brightness at the light emitting surface of the semiconductor light emitting device 1.
For example, if the refractive index of the insulating film 35 is set to be larger than the refractive index of the insulating film 37, it is possible to efficiently guide the emitted light of the light emitting layer 13 toward the light emitting surface 30a. For example, it is preferable to use a silicon nitride film as the insulating film 35 and use a silicon oxide film as the insulating film 37. Also, it is preferable that the refractive index of the resin layer 30 should be smaller than the refractive index of the insulating film 35.
Subsequently, a method of manufacturing the semiconductor light emitting device 1 will be described with reference to
The substrate 10 is, for example, a silicon substrate. The n-type semiconductor layer 11 includes, for example, a buffer layer which is provided on a main surface of the substrate 10, and an n-type GaN layer which is provided on the buffer layer. The p-type semiconductor layer 12 includes, for example, a p-type AlGaN layer which is provided on the light emitting layer 13, and a p-type GaN layer which is provided on the p-type AlGaN layer.
The light emitting layer 13 has, for example, a multiple quantum well (MQW) structure. The light emitting layer 13 contains materials which emit light such as blue light, violet light, bluish violet light, and ultraviolet light. A peak wavelength in the emission spectrum of the light emitting layer 13 is, for example, 430 nm to 470 nm.
Subsequently, the semiconductor layer 115 is selectively removed, whereby grooves 90 are formed as illustrated in
Subsequently, portions of the substrate 10 exposed from the bottoms of the grooves 90 undergo, for example, thermal oxidation, whereby the insulating film 35 is formed as illustrated in
Subsequently, the p-type semiconductor layers 12 and the light emitting layers 13 of the laminate 15 are selectively removed, whereby some portions of the n-type semiconductor layers 11 are exposed as illustrated in
Subsequently, as illustrated in
The p-side electrodes 16 and the n-side electrodes 17 are formed, for example, by a sputtering method or a vapor deposition method. Either of the p-side electrode 16 and the n-side electrode 17 may be first formed, or they may be formed using the same material at the same time.
The p-side electrodes 16 which are formed on the emitting regions 15e include reflective films which reflect emitted light of the light emitting layer 13. For example, the p-side electrodes 16 contain silver, a silver alloy, aluminum, an aluminum alloy, or the like. Also, the p-side electrodes 16 may include protective metal films (a barrier metal) for suppressing sulfuration and oxidation.
Next, the insulating film 18 is formed so as to cover the structure including the laminate 15 provided on the substrate 10 as illustrated in
The insulating film 18 covers the second surfaces 15b of the laminate 15, the p-side electrode 16, and the n-side electrode 17. Also, the insulating film 18 covers the side surfaces 15c connected to the second surfaces 15b of the laminate 15. The insulating film 18 covers the entire inner surfaces of the grooves 90. That is, the insulating film 18 is formed even on the insulating film 35 formed on the bottoms of the grooves 90.
Next, in the insulating film 18, the openings 18a and the openings 18b are formed. Each opening 18a is connected to the p-side electrode 16, and each opening 18b is connected to the n-side electrode 17.
Next, a base metal film 60 is formed so as to cover the surface of the insulating film 18, the inner surfaces (side walls and bottom surfaces) of the openings 18a, and the inner surfaces (side walls and bottom surfaces) of the openings 18b as illustrated in
Next, the p-side wiring layers 21, the n-side wiring layers 22, and the metal films 50 are formed as illustrated in
Next, the resist mask 91 is removed, for example, using a solvent or oxygen plasma, and then a resist mask 92 is formed as illustrated in
The p-side metal pillars 23 and the n-side metal pillars 24 are formed, for example, by selective copper plating. The p-side metal pillars 23 are formed on the p-side wiring layers 21. The p-side wiring layers 21 and the p-side metal pillars 23 are integrated by the same copper material. The n-side metal pillars 24 are formed on the n-side wiring layers 22. The n-side wiring layers 22 and the n-side metal pillars 24 are the same copper material. The resist mask 92 covers the metal films 50. For this reason, on the metal films 50, metal pillars are not provided.
Subsequently, the resist mask 92 is removed, for example, using a solvent or oxygen plasma. At this time, the p-side wiring layers 21 and the n-side wiring layers 22 have been electrically connected to each other through the base metal film 60. Also, the p-side wiring layers 21 and the metal films 50 have been electrically connected to each other through the base metal film 60, and the n-side wiring layers 22 and the metal films 50 have been electrically connected to each other through the base metal film 60.
Therefore, in the next process, the base metal film 60 between the p-side wiring layers 21 and the n-side wiring layers 22, the base metal film 60 between the p-side wiring layers 21 and the metal films 50, and the base metal film 60 between the n-side wiring layers 22 and the metal films 50 are removed by etching. As a result, the electrical connections between the p-side wiring layers 21 and the n-side wiring layers 22, the electrical connections between the p-side wiring layers 21 and the metal films 50, and the electrical connections between the n-side wiring layers 22 and the metal films 50 are interrupted.
On the second surface sides of the laminate 15, the p-side wiring portions 41, the n-side wiring portions 43, and the metal film 50 are formed. The p-side wiring portion 41 includes the p-side wiring layers 21 and the p-side metal pillars 23. The n-side wiring portion 43 includes the n-side wiring layers 22 and the n-side metal pillars 24.
The metal film 50 which is formed around the side surfaces 15c of the laminate 15 are electrically in a floating state, and thus does not serve as an electrode. Each metal film 50 includes the aluminum film of the base metal film 60, and this serves as a reflective film.
Also, in the process illustrated in
In a case of using the base metal film 60 as the metal film 50, in the process of interrupting the electrical connections between the p-side wiring layers 21 and the n-side wiring layers 22, the base metal film 60 is etched such that some portions to be the metal film 50 remain. That is, if the portions to be the metal film 50 are covered by a resist film, it is possible to leave the corresponding portions of the base metal film 60 on the insulating film 18, thereby forming the metal film 50.
Since the metal film 50 is thinly formed as described above, dicing for separating semiconductor light emitting devices 1 becomes easy. Also, it becomes difficult for the diced side surfaces to be damaged, and thus it is possible to improve the reliability of the semiconductor light emitting devices 1.
Next, the resin layer 25 is formed so as to cover the p-side wiring portion 41 and the n-side wiring portion 43 and fill up the grooves 90 as illustrated in
For example, the resin layer 25 may be formed of a black resin containing a light shielding material such as carbon particles. In this case, it is possible to reduce light leakage from the second surface (15b) sides of the laminate 15. Also, the resin layer 25 may be formed of a white resin containing a reflective material such as titanium oxide. In this case, it is possible to omit the metal film 50. Further, the flexibility of the resin layer 25 may be appropriately controlled by adding fillers to the resin layer 25.
Next, the rear surface side of the substrate 10 is ground such that the thickness of the substrate 10 decreases as illustrated in
After removal of the substrate 10, the resin layer 25, the p-side wiring portion 41, and the n-side wiring portion 43 support the laminate 15, such that a state of a wafer including the plurality of devices is maintained.
For example, the laminate 15 epitaxially grown on the substrate 10 may have internal stress. In this case, even if the internal stress formed during epitaxial growth is released at all at once during peeling-off (removal) of the substrate 10, since the resin layer 25 is a material more flexible than the laminate 15, the resin layer 25 absorbs the released stress, whereby it is possible to avoid damage of the laminate 15.
After the substrate 10 is removed, the first surfaces 15a of the laminate 15 and the insulating film 35 are exposed. Further, it is preferable to form micro irregularities (not specifically illustrated) on the first surfaces 15a. That is, first surfaces 15a can be roughened or micropatterned to for surface irregularities on first surfaces 15a to reduce interface reflections at the first surface 15a.
For example, it is possible to perform wet etching on the first surface (15a) sides of the laminate 15 by an aqueous potassium hydroxide (KOH) solution, tetramethylammonium hydroxide (TMAH), or the like. The speed of this etching depends on the orientation of the crystal plane. Therefore, it is possible to form irregularities on the first surfaces 15a. As a result, it is possible to improve the efficiency of extracting of emitted light of the light emitting layers 13 from the first surfaces 15a.
Next, the insulating film 37 is formed so as to cover the first surfaces 15a of the laminate 15 and the insulating film 35 as illustrated in
Next, on the insulating film 37, the resin layer 30 is formed as illustrated in
For example, in a case where the resin layer 30 does not contain the fluorescent substance 33, the semiconductor light emitting device 1 becomes an LED which emits blue light. Also, in a case where the resin layer 30 contains the fluorescent substance 33, the semiconductor light emitting device 1 becomes an LED which emits white light which is a mixture of blue light and yellow light.
Next, a semiconductor light emitting device 2 according to a modification of the first embodiment will be described with reference to
Hereinafter, portions including the same elements as those of the semiconductor light emitting device 1 will not be described, and different configurations will be described.
The semiconductor light emitting device 2 illustrated in
As illustrated in
In the semiconductor light emitting device 2, of emitted light of the light emitting layer 13, light which propagates in a horizontal direction (toward the side surfaces 15c) is guided toward the light emitting surface 30a by the insulating film 135. Therefore, it is possible to improve the uniformity of brightness at the light emitting surface 30a.
Subsequently, the method of manufacturing the semiconductor light emitting device 2 will be described with reference to
Next, the substrate 10 exposed from the bottoms of the grooves 90 is etched as illustrated in
Next, the insulating film 135 is formed so as to cover the wall surfaces of the grooves 90 as illustrated in
For example, the insulating film 135 is formed so as to cover the second surfaces 15b of the laminate 15 and the inner surfaces of the grooves 90. The insulating film 135 is a silicon nitride film which is formed, for example, by a CVD method.
Subsequently, on the insulating film 135 formed on the second surfaces 15b, an etching mask 141 is selectively formed. Thereafter, the insulating film 135 is selectively etched using the etching mask 141. At this time, for example, the insulating film 135 is selectively removed by anisotropic dry etching such that the insulating film 135 remains on the wall surfaces of the grooves 90. The insulating film 135 covering the wall surfaces of the grooves 90 includes the first portions 135a covering the side surfaces 15c of the laminate 15, and the second portions 135b covering side walls 10s formed in the substrate 10.
Next, the p-type semiconductor layers 12 and the light emitting layers 13 of the laminate 15 are selectively removed, whereby some portions of the n-type semiconductor layers 11 are exposed as illustrated in
Next, as illustrated in
It is preferable that the refractive index of the insulating film 135 is larger than the refractive index of the insulating film 37. For example, a silicon nitride film is used as the insulating film 135, and a silicon oxide film is used as the insulating film 37. Also, it is preferable that the refractive index of the resin layer 30 is smaller than the refractive index of the insulating film 135. In this case, it is possible to efficiently guide light emitted from the end portions of the laminate 15 toward the light emitting surface 30a.
A semiconductor light emitting device 3 according to a second embodiment will be described with reference to
The semiconductor light emitting device 3 includes an insulating film 150 which is provided around an outer edge portion of the laminate 15. The insulating film 150 is provided so as to be in contact with the outer edge portions 15d of the first surfaces 15a of the laminate 15. Further, the insulating film 150 has wall surfaces 150w positioned inside the outer edge portions 15d.
As illustrated in
The insulating film 150 is provided so as to contain, for example, a second fluorescent substance (hereinafter, referred to as a fluorescent substance 34). For example, the fluorescent substance 34 absorbs emitted light of the light emitting layers 13, and emits light having wavelengths different from the wavelengths of light which the fluorescent substance 33 emits. The fluorescent substance 34 emits light having wavelengths longer than the wavelengths of light which the fluorescent substance 33 emits. The fluorescent substance 33 is, for example, a YAG fluorescent substance which emits yellow light, and the fluorescent substance 34 is, for example, a nitride fluorescent substance which emits red light.
Since the semiconductor light emitting device 3 includes the insulating film 150 containing the second fluorescent substance, it is possible to improve the light emitting properties of the semiconductor light emitting device 3. In the semiconductor light emitting device 3, since the second fluorescent substance is disposed separated from the first fluorescent substance contained in, for example, the resin layer 30, it is possible to suppress mutual absorption between the fluorescent substances, and to improve emission intensity. Also, since the insulating film 150 is disposed so as to surround the laminate 15, it is possible to suppress color irregularity attributable to light emitted from the side surfaces 15c of the laminate 15.
Subsequently, the method of manufacturing the semiconductor light emitting device 3 will be described with reference to
Next, the n-type semiconductor layers 11 are selectively removed, whereby the grooves 90 are formed as illustrated in
Next, the substrate 10 exposed from the bottoms of the grooves 90 is etched as illustrated in
Next, the insulating film 150 is formed so as to fill up the bottoms of the grooves 90 as illustrated in
The insulating film 150 is formed of, for example, a resin, and contains the fluorescent substance 34. The insulating film 150 is formed by a method such as printing or potting.
Next, the insulating film 18 is formed so as to cover the structure including the laminate 15 provided on the substrate 10 as illustrated in
For the insulating film 150, for example, it is preferable to use a material resistant to an etchant for wet etching of a silicon substrate. In this case, in the process of removing the substrate 10 illustrated in
Incidentally, in this disclosure, the term “nitride semiconductor” includes group III-V compound semiconductors of BxInyAlzGal-x-y-zN (wherein 0≦x≦1, 0≦y≦1, 0≦z≦1, and 0≦x+y+z≦1), and also includes mixed crystal containing nitrogen (N), phosphorous (P), arsenic (As), or the like as a group V element. Further, the term “nitride semiconductor” includes group III-V compound semiconductors or mixed crystal further containing a variety of added elements for controlling a variety of physical properties such as a conductivity type, and group III-V compound semiconductors or mixed crystal further containing a variety of unintended elements.
While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.
Number | Date | Country | Kind |
---|---|---|---|
2014-051271 | Mar 2014 | JP | national |